Patent US4200887A successfully refreshed from Google Patents.
US4200887A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Television camera
Assignee: US Philips Corp
•
Filing: 1978-08-17
•
Granted: 1980-04-29
•
Expires: 1998-08-17
Abstract
Abstract A television camera in which during picture pick-up a same, non-interlaced line raster of lines of half the standard line period are processed in a standard field period. Thereafter signal processing such as a vertical aperture correction and/or an interlace-flicker reduction, takes place in an advantageous manner without a field period delay for improving the picture quality by combining the information of spatially directly adjacent lines. Thereafter signal expansion of the information from half the standard line periods to the standard line periods take place so that ultimately a video signal in accordance with the standard is obtained.
Inventors
- 👤 Pieter M. Van Den Avoort
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 23:49
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/01; H04N7/0135; H04N23/00; H04N23/80; H04N23/81; H04N5/00; H04N5/14; H04N5/20; H04N5/205; H04N5/208
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
200 words
A television camera comprising a picture pick-up device, a line scanning signal generator and a field scanning signal generator each coupled to the picture pick-up device for the line-by-line and field-by-field conversion of optical picture information into a video signal occurring with line and field periods as specified in television standards, and a signal processing circuit coupled to the output of said picture pick-up device for improving the picture quality on display by combining information of adjacent lines for forming the video signal, and a line duration converter circuit coupled to the output of the signal processing circuit, wherein the line scanning frequency as provided by the line scanning signal generator is twice the standard line frequency as specified in television standards, so that the same, non-interlaced line raster occurs at the picture pick-up device in each standard field period, the video signal output of the pick-up device, the video signal occurring at double the standard line frequency and at the standard field frequency, being first processed in said signal processing circuit, and then being converted in said line duration converter circuit from a signal with half the standard line periods into a video signal with the standard line periods.
Claim 2
Dependent Claim
200 words
A television camera comprising a picture pick-up device, a line scanning signal generator and a field scanning signal generator each coupled to the picture pick-up device for the line-by-line and field-by-field conversion of optical picture information into a video signal occurring with line and field periods as specified in television standards, and a signal processing circuit coupled to the output of said picture pick-up device for improving the picture quality on display by combining information of adjacent lines for forming the video signal, and a line duration converter circuit coupled to the output of the signal processing circuit, wherein the line scanning frequency as provided by the line scanning signal generator is twice the standard line frequency as specified in television standards, so that the same, non-interlaced line raster occurs at the picture pick-up device in each standard field period, the video signal output of the pick-up device, the video signal occurring at double the standard line frequency and at the standard field frequency, being first processed in said signal processing circuit, and then being converted in said line duration converter circuit from a signal with half the standard line periods into a video signal with the standard line periods.
Claim 3
Dependent Claim
117 words
A television camera as claimed in claim 1, wherein the line duration converter circuit comprises a switch-over switch provided with a master contact connected to the output of the signal processing circuit, and selector contacts and with a switching signal input, and a pair of signal expansion and delay elemnts, two of the selector contacts being respectively connected to an input of each of the signal expansion and delay elements, these two selector contacts carrying in a field period, successively in one cycle, the information associated with odd-numbered scanning lines and in the next field period the information associated with the even-numbered scanning lines, the singal expansion and delay elements being implemented for a dual signal expansion.
Claim 4
Dependent Claim
101 words
A television camera as claimed in claim 2, wherein the outputs of the signal expansion and delay elements are respectively connected to two selector contacts of a second switch-over switch which includes a master contact as the output and a switching signal input and in that alternately, during standard line periods either the one or the other selector contact is connected to the master contact, while, during this connection to one of the signal expansion and delay elements, the selector contact of the first-mentioned switch-over switch, connected to the relevant signal expansion and delay element, is disconnected from the master contact.
Claim 5
Dependent Claim
40 words
A television camera as claimed in claim 1, 2 or 3 wherein the signal processing circuit comprises a vertical aperture correction circuit having two series-arranged signal delay elements each with a delay time equal to half a standard line period.
Claim 6
Dependent Claim
71 words
A television camera as claimed in claim 4 wherein the signal processing circuit further comprises an interlace-flicker reduction circuit which includes a signal delay element having a delay time equal to half a standard line period and an adder stage, the input and the output of the delay element are connected to inputs of the adder stage, the output of which is coupled to the output of the signal processing circuit.
Claim 7
Dependent Claim
75 words
A television camera as claimed in claims 1, 2 or 3 wherein the signal processing circuit further comprises an interlace-flicker reduction circuit which includes a signal delay element having a delay time equal to half a standard line period and an adder stage, the input and the output of the delay element are connected to the inputs of the adder stage, the output of which is coupled to the output of the signal processing circuit.
References Cited (Backward Citations)
US4127877A
Cited
US4090218A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-04-29 | 1983-10-29 | 1984-04-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-04-29 | 1987-10-29 | 1988-04-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-04-29 | 1991-10-29 | 1992-04-29 | $7700.00 | Window Closed / Lapsed |