← Back to Patent Explorer
US4196445A Expired / Lapsed US ⏱️ 0.0 years remaining

Time-base error correction

Assignee: Sony Corp
•
Filing: 1978-10-16
•
Granted: 1980-04-01
•
Expires: 1998-10-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an automatic phase control circuit having a predetermined lock-in range wherein the oscillating signal produced by the adjustable oscillator of the automatic phase control circuit is used in combination with an input signal to derive a signal whose phase is compared to a reference signal, the phase difference between the derived signal and the reference signal being used as a phase control signal for the oscillator so as to minimize this phase difference and thus lock the phase of the derived signal to that of the reference signal, a method of adjusting the oscillator in the event that the phase relation between the oscillating signal and the input signal is outside the lock-in range. During recurrent intervals, which vary with time base errors in the input signal, the number of cycles of the oscillating signal is counted. The count is examined to determine whether it is within a predetermind range of a predetermined count, and if outside this range, the oscillating frequency of the oscillator is adjusted in a direction to return the count to within this predetermined range. In a preferred embodiment, this automatic phase control circuit is used to eliminate time-base errors in at least the chrominance signal of a composite color video signal. In such an embodiment, the adjustable oscillator is used in a frequency-converter for converting the frequency of at least the chrominance signal from an input frequency to a different frequency, and it is the phase of the frequency-converted chrominance signal which is compared to the reference signal.

Inventors

  • 👤 Takashi Okada
  • 👤 Yasunobu Kuniyoshi
  • 👤 Kiyonori Tominaga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 19:24
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/79; H04N9/87; H04N9/898; H03; H03L; H03L7/00; H03L7/06; H04N9/80; H04N9/82; H04N9/83

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 173 words
In an automatic phase control circuit having a predetermined lock-in range wherein the oscillating signal produced by an adjustable oscillator is used in combination with an input signal to derive a signal whose phase is compared to a reference signal, the phase difference between the derived signal and the reference signal being used to adjust the oscillator so as to minimize said phase difference and lock the phase of said derived signal to that of said reference signal, a method of adjusting said oscillator in the event that the phase relation between said oscillating signal and said input signal is outside said lock-in range comprising the steps of establishing recurrent intervals which vary with time base errors in said input signal; counting the number of cycles of said oscillating signal in each interval; sensing whether said count is within a predetermined range of a predetermined count; and adjusting the oscillating frequency of said oscillator as a function of said count and in a direction to return said count to within said predetermined range.
Claim 2
Dependent Claim 173 words
In an automatic phase control circuit having a predetermined lock-in range wherein the oscillating signal produced by an adjustable oscillator is used in combination with an input signal to derive a signal whose phase is compared to a reference signal, the phase difference between the derived signal and the reference signal being used to adjust the oscillator so as to minimize said phase difference and lock the phase of said derived signal to that of said reference signal, a method of adjusting said oscillator in the event that the phase relation between said oscillating signal and said input signal is outside said lock-in range comprising the steps of establishing recurrent intervals which vary with time base errors in said input signal; counting the number of cycles of said oscillating signal in each interval; sensing whether said count is within a predetermined range of a predetermined count; and adjusting the oscillating frequency of said oscillator as a function of said count and in a direction to return said count to within said predetermined range.
Claim 3
Dependent Claim 135 words
The method of claim 1 wherein the center frequency of said adjustable oscillator is equal to N cycles in each said interval; and wherein said step of counting the number of cycles of said oscillating signal comprises cyclically counting said cycles to a maximum count of n, wherein n is less than N, such that when the frequency of said oscillating signal is equal to said center frequency, said maximum count is attained m times during each interval, wherein n×m=N, when the frequency of said oscillating signals is less than said center frequency, a count of n-a is attained at the end of an interval, and when the frequency of said oscillating signal is greater than said center frequency, a count of a is attained at the end of an interval, a being an integer.
Claim 4
Dependent Claim 102 words
The method of claim 2 wherein said step of sensing whether said count is within a predetermined range comprises generating a first signal when said count of a is attained at the end of an interval if a is within a first numerical range; generating a second signal when said count of n-a is attained at the end of an interval if n-a is within a second numerical range; and generating no signal when the count attained at the end of an interval is greater than n-a and less than a so as to be between said first and second numerical ranges.
Claim 5
Dependent Claim 38 words
The method of claim 3 wherein said step of adjusting the oscillating frequency of said oscillator comprises reducing said oscillating frequency when said first signal is generated; and increasing said oscillating frequency when said second signal is generated.
Claim 6
Dependent Claim 244 words
Apparatus for eliminating time-base errors in at least the chrominance signal of a composite color video signal, comprising: frequency-converting means for converting the frequency of at least said chrominance signal from an input frequency to a different frequency, said frequency-converting means including adjustable oscillator means for generating an oscillating signal which is used in the frequency conversion of said chrominance signal; automatic phase control means having a predetermined lock-in range for controlling the phase of said oscillating signal so as to correspondingly control the phase of the frequency-converted chrominance signal and thereby remove time base errors from the chrominance signal; interval establishing means responsive to the synchronizing signal included in said color video signal for establishing recurrent intervals, the duration of each said interval varying with time base errors in said synchronizing signal; counting means coupled to said oscillator means for counting the number of cycles of the oscillating signal produced during each interval, the count attained by said counting means at the end of an interval being within a predetermined numerical range when the time-base errors of said chrominance signal are within said lock-in range and said count being outside said numerical range when said time-base errors of said chrominance signal are outside said lock-in range; and adjustment means for adjusting said oscillator means in addition to said automatic phase control means when said count is outside said predetermined range so as to remove said time-base errors which are outside said lock-in range.
Claim 7
Dependent Claim 244 words
Apparatus for eliminating time-base errors in at least the chrominance signal of a composite color video signal, comprising: frequency-converting means for converting the frequency of at least said chrominance signal from an input frequency to a different frequency, said frequency-converting means including adjustable oscillator means for generating an oscillating signal which is used in the frequency conversion of said chrominance signal; automatic phase control means having a predetermined lock-in range for controlling the phase of said oscillating signal so as to correspondingly control the phase of the frequency-converted chrominance signal and thereby remove time base errors from the chrominance signal; interval establishing means responsive to the synchronizing signal included in said color video signal for establishing recurrent intervals, the duration of each said interval varying with time base errors in said synchronizing signal; counting means coupled to said oscillator means for counting the number of cycles of the oscillating signal produced during each interval, the count attained by said counting means at the end of an interval being within a predetermined numerical range when the time-base errors of said chrominance signal are within said lock-in range and said count being outside said numerical range when said time-base errors of said chrominance signal are outside said lock-in range; and adjustment means for adjusting said oscillator means in addition to said automatic phase control means when said count is outside said predetermined range so as to remove said time-base errors which are outside said lock-in range.
Claim 8
Dependent Claim 58 words
The apparatus of claim 5 wherein said frequency-converting means comprises said adjustable oscillator means, a reference oscillator for generating a reference signal, first mixer means for mixing said oscillating signal and said reference signal to produce a frequency-converting signal, and second mixer means for mixing said frequency-converting signal and the chrominance signal to produce said frequency-converted chrominance signal.
Claim 9
Dependent Claim 78 words
The apparatus of claim 6 wherein said automatic phase control means comprises burst extracting means for extracting a burst signal from said frequency-converted chrominance signal, phase comparator means for comparing the phase of said extracted burst signal and said reference signal to produce a phase control signal as a function of the phase differential therebetween; and means for applying said phase control signal to said adjustable oscillator means to control said oscillating signal for minimizing said phase differential.
Claim 10
Dependent Claim 57 words
The apparatus of claim 5 wherein said oscillating signal is provided with N cycles during each interval when said oscillator means operates at the center frequency thereof; and wherein said counting means comprises a recyclical counter whose count is incremented from 0 toward n in response to each cycle of said oscillating signal, n being an integer.
Claim 11
Dependent Claim 95 words
The apparatus of claim 8 wherein said counting means further comprises first count detecting means for detecting when the count of said recyclical counter is between a 1 and a 2 , where 0<a 1 <a 2 , to produce a first adjustment signal; and second count detecting means for detecting when the count of said recyclical counter is between a 3 and a 4 , where a 2 <a 3 <a 4 <n, to produce a second adjustment signal; said first and second adjustment signals causing said adjustment means to adjust said oscillator means.
Claim 12
Dependent Claim 52 words
The apparatus of claim 9 wherein said adjustment means comprises integrating means for supplying a control voltage to said oscillator means for controlling the frequency thereof; and switch means responsive to said first adjustment signal for discharging said integrating means, and responsive to said second adjustment signal for charging said integrating means.
Claim 13
Dependent Claim 131 words
The apparatus of claim 10 wherein said switch means comprises a pair of transistor means having emitter electrodes connected in common, a current source coupled to said common-connected emitter electrodes, means for energizing said current source at the end of each interval, a current-mirror circuit coupled to the collector electrode of one of said transistor means and having an output terminal coupled to said integrating means, and the collector electrode of said other transistor means being coupled to said integrating means; whereby said other transistor means is responsive to said first adjustment signal when said current source is energized to discharge said integrating means, and said one transistor is responsive to said second adjustment signal when said current source is energized to activate said current-mirror circuit to charge said integrating means.
Claim 14
Dependent Claim 31 words
The apparatus of claim 11 further comprising reset means for resetting said recyclical counter prior to the start of a succeeding interval and subsequent to the energization of said current source.
Claim 15
Dependent Claim 127 words
The apparatus of claim 8 wherein said interval establishing means comprises horizontal synchronizing signal separator means for separating the horizontal synchronizing signal from said color video signal; enabling pulse generating means for generating an enabling pulse of duration equal to a plurality of horizontal synchronizing signal periods to enable the count of said recyclical counter to be incremented during said enabling pulse duration; adjustment pulse generating means for generating an adjustment pulse of duration equal to at least one horizontal synchronizing signal period following said enabling pulse to energize said adjustment means; and reset pulse generating means for generating a reset pulse of duration equal to at least one horizontal synchronizing signal period prior to the generation of the next enabling pulse to reset said recyclical counter.
Claim 16
Dependent Claim 108 words
The apparatus of claim 13 wherein said enabling pulse generating means comprises a divide-by-four logic circuit including first and second triggerable flip-flop stages supplied with said separated horizontal synchronizing signal, the second flip-flop stage of said divide-by-four logic circuit having a pair of output terminals producing complementary output signals, one of which constituting said enabling pulse, said adjustment pulse generating means comprising the other of said output terminals whereby the complementary output signal constitutes said adjustment pulse, and said reset pulse generating means comprises gate means responsive to one of said complementary output signals and to an output from said first flip-flop stage to produce said reset pulse.

References Cited (Backward Citations)

US3909839A Cited
US3860952A Cited
US3860952B1 Cited
US3860952B2 Cited
US3971063A Cited
US3978519A Cited
US4015288A Cited
US4074307A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-04-01 1983-10-01 1984-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-04-01 1987-10-01 1988-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-04-01 1991-10-01 1992-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag