Patent US4196440A successfully refreshed from Google Patents.
US4196440A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Lateral PNP or NPN with a high gain
Assignee: International Business Machines Corp
•
Filing: 1978-05-25
•
Granted: 1980-04-01
•
Expires: 1998-05-25
Abstract
Abstract Lateral PNP or NPN devices in isolated monocrystalline silicon pockets wherein silicon dioxide isolation surrounds the pocket and partially, below the surface, within the isolated monocrystalline region are described. The P emitter or N emitter diffusion is made over the portion of the silicon dioxide that partially extends into the monocrystalline isolated pocket. This structure reduces the vertical current injection which will give relatively high (beta) gain even at low base to emitter voltages.
Inventors
- 👤 Narasipur G. Anantha
- 👤 Harsaran S. Bhatia
- 👤 Santosh P. Gaur
- 👤 Hans B. Pogge
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 19:58
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/60; H10D84/63; H10D10/00; H10D10/60; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0145; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/031; Y10S148/051; Y10S148/085
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
76 words
A lateral PNP transistor structure comprising: a monocrystalline silicon region isolated from other such regions by dielectric isolation; the said dielectric isolation partially extending into said silicon region below the surface of said silicon region; a P emitter region located above said partially extending isolation in said silicon region; P collector region and N base region within said silicon region; and electrical contacts to said emitter base and collector regions forming said PNP lateral transistor structure.
Claim 2
Dependent Claim
76 words
A lateral PNP transistor structure comprising: a monocrystalline silicon region isolated from other such regions by dielectric isolation; the said dielectric isolation partially extending into said silicon region below the surface of said silicon region; a P emitter region located above said partially extending isolation in said silicon region; P collector region and N base region within said silicon region; and electrical contacts to said emitter base and collector regions forming said PNP lateral transistor structure.
Claim 3
Dependent Claim
27 words
The lateral PNP transistor structure of claim 1 wherein the extension of said dielectric isolation under said monocrystalline silicon region is between about 1 to 3 microns.
Claim 4
Dependent Claim
25 words
The lateral PNP transistor structure of claim 1 wherein the dimensions of the emitter region are between about 1 by 1-3 by 3 microns squared.
Claim 5
Dependent Claim
15 words
The lateral PNP transistor structure of claim 1 wherein the dielectric material is silicon dioxide.
Claim 6
Dependent Claim
76 words
A lateral NPN transistor structure comprising: a monocrystalline silicon region isolated from other such regions by dielectric isolation; the said dielectric isolation partially extending into said silicon region below the surface of said silicon region; an N emitter region located above said partially extending isolation in said silicon region; N collector region and P base region within said silicon region; and electrical contacts to said emitter base and collector regions forming said NPN lateral transistor structure.
Claim 7
Dependent Claim
76 words
A lateral NPN transistor structure comprising: a monocrystalline silicon region isolated from other such regions by dielectric isolation; the said dielectric isolation partially extending into said silicon region below the surface of said silicon region; an N emitter region located above said partially extending isolation in said silicon region; N collector region and P base region within said silicon region; and electrical contacts to said emitter base and collector regions forming said NPN lateral transistor structure.
Claim 8
Dependent Claim
119 words
An integrated circuit comprising: a silicon semiconductor body composed of a substrate, an N type epitaxial layer and an N+ type layer at the interface between said substrate and said epitaxial layer, having regions of monocrystalline silicon isolated from one another by dielectric isolation; the said dielectric isolation partially extending into said regions of monocrystalline silicon below the surface of said silicon region; a PNP lateral transistor in at least one of said regions of monocrystalline silicon having its P emitter located over said partially extending dielectric isolation; an NPN vertical transistor located in at least another of said regions of monocrystalline silicon; and electrical contacts to the emitter, base and collector contacts for said PNP and NPN transistors.
Claim 9
Dependent Claim
119 words
An integrated circuit comprising: a silicon semiconductor body composed of a substrate, an N type epitaxial layer and an N+ type layer at the interface between said substrate and said epitaxial layer, having regions of monocrystalline silicon isolated from one another by dielectric isolation; the said dielectric isolation partially extending into said regions of monocrystalline silicon below the surface of said silicon region; a PNP lateral transistor in at least one of said regions of monocrystalline silicon having its P emitter located over said partially extending dielectric isolation; an NPN vertical transistor located in at least another of said regions of monocrystalline silicon; and electrical contacts to the emitter, base and collector contacts for said PNP and NPN transistors.
Claim 10
Dependent Claim
18 words
The integrated circuit of claim 6 wherein the said dielectric isolation partially extends into said N+ type layer.
Claim 11
Dependent Claim
28 words
The integrated circuit of claims 6 or 7 wherein the extension of said dielectric isolation under said regions of monocrystalline silicon is between about 1 to 3 microns.
Claim 12
Dependent Claim
25 words
The integrated circuit of claim 8 wherein the dimensions of said PNP lateral transistor emitter is 1 by 1 to 3 by 3 microns squared.
Claim 13
Dependent Claim
119 words
An integrated circuit comprising: a silicon semiconductor body composed of a substrate, a P type epitaxial layer and a P+ type layer at the interface between said substrate and said epitaxial layer, having regions of monocrystalline silicon isolated from one another by dielectric isolation; the said dielectric isolation partially extending into said regions of monocrystalline silicon below the surface of said silicon region; a NPN lateral transistor in at least one of said regions of monocrystalline silicon having its N emitter located over said partially extending dielectric isolation; a PNP vertical transistor located in at least another of said regions of monocrystalline silicon; and electrical contacts to the emitter, base and collector contacts for said NPN and PNP transistors.
Claim 14
Dependent Claim
119 words
An integrated circuit comprising: a silicon semiconductor body composed of a substrate, a P type epitaxial layer and a P+ type layer at the interface between said substrate and said epitaxial layer, having regions of monocrystalline silicon isolated from one another by dielectric isolation; the said dielectric isolation partially extending into said regions of monocrystalline silicon below the surface of said silicon region; a NPN lateral transistor in at least one of said regions of monocrystalline silicon having its N emitter located over said partially extending dielectric isolation; a PNP vertical transistor located in at least another of said regions of monocrystalline silicon; and electrical contacts to the emitter, base and collector contacts for said NPN and PNP transistors.
References Cited (Backward Citations)
US3656034A
Cited
US4005453A
Cited
US3904450A
Cited
US3971059A
Cited
US4051506A
Cited
US4110779A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-04-01 | 1983-10-01 | 1984-04-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-04-01 | 1987-10-01 | 1988-04-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-04-01 | 1991-10-01 | 1992-04-01 | $7700.00 | Window Closed / Lapsed |