US4190823A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Interface unit for use between analog sensors and a microprocessor
Assignee: Renault SA
•
Filing: 1978-01-10
•
Granted: 1980-02-26
•
Expires: 1998-01-10
Abstract
Abstract An improved interface circuit for use between variable voltage analog sensors which are measuring physical parameters and a microprocessor which is processing the data relating to such parameters. The interface unit is of the type employing an analog multiplexer, an analog to digital converter, a voltage to frequency converter, a counter for converting frequency to digital data, and a bus adapter for connection to the microprocessor. The inventive improvement relates to providing the multiplexer as a differential multiplexer having two differential voltage outputs and having a sign detector connected thereto. A switching block is connected between the differential voltage outputs and the voltage to frequency converter and also to the sign detector thereby acting as a selector circuit. The selector circuit passes each voltage output signal of the multiplexer which has a constant sign to the voltage to frequency converter, wherein the counter is an up/down counter whose counting input is connected to the sign detector output.
Inventors
- 👤 Claude Leichle
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 08:03
CPC Classifications
F; F02; F02D; F02D41/00; F02D41/24; F02D41/26; F02D41/28; H; H03; H03M; H03M1/00; H03M1/12; H03M1/1205; H03M1/122; H03M1/1225
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
199 words
An interface circuit of the type for use between variable voltage analog sensors measuring physical magnitudes and a microprocessor for digital processing of the latter, said interface circuit comprising: an analog multiplexer connected to said sensors to select the output signals of the latter, an analog-to-digital converter including a voltage/frequency converter responsive to the output signals of said analog multiplexer and a counter for converting said frequency into digital data, and a bus adapter being provided for delivering corresponding digital data to the microprocessor, wherein said analog multiplexer comprises a differential analog multiplexer having two differential voltage outputs, and having a sign detector connected to the differential voltage outputs of said multiplexer, a switching block is interconnected between said differential voltage outputs of said multiplexer and said voltage/frequency converter, said switching block being connected to the output of said sign detector so as to act as a selector circuit transmitting each voltage output signal of said multiplexer with a constant sign to the voltage/frequency converter, and said counter being an up/down counter resettable to an intermediate value, whose up/down counting input is connected to said sign detector output for counting up or down depending on said sign detector output.
Claim 2
Dependent Claim
199 words
An interface circuit of the type for use between variable voltage analog sensors measuring physical magnitudes and a microprocessor for digital processing of the latter, said interface circuit comprising: an analog multiplexer connected to said sensors to select the output signals of the latter, an analog-to-digital converter including a voltage/frequency converter responsive to the output signals of said analog multiplexer and a counter for converting said frequency into digital data, and a bus adapter being provided for delivering corresponding digital data to the microprocessor, wherein said analog multiplexer comprises a differential analog multiplexer having two differential voltage outputs, and having a sign detector connected to the differential voltage outputs of said multiplexer, a switching block is interconnected between said differential voltage outputs of said multiplexer and said voltage/frequency converter, said switching block being connected to the output of said sign detector so as to act as a selector circuit transmitting each voltage output signal of said multiplexer with a constant sign to the voltage/frequency converter, and said counter being an up/down counter resettable to an intermediate value, whose up/down counting input is connected to said sign detector output for counting up or down depending on said sign detector output.
Claim 3
Dependent Claim
39 words
An interface circuit as set forth in claim 1, wherein said voltage/frequency converter comprises: an internal reference voltage generator; and means for applying this reference voltage to an input of the differential analog multiplexer to provide a self-correcting action.
Claim 4
Dependent Claim
23 words
An interface circuit as set forth in claim 1, wherein a differential amplifier is interconnected between said switching block and said voltage/frequency converter.
Claim 5
Dependent Claim
65 words
An interface circuit as set forth in claim 1, wherein said voltage/frequency converter comprises: an internal reference voltage generator; means for applying this reference voltage to an input of the differential analog multiplexer to provide a self-correcting action; a differential amplifier interconnected between said switching block and said voltage/frequency converter; and means for applying said reference voltage to the non-reversing input of said differential amplifier.
Claim 6
Dependent Claim
51 words
An interface circuit as set forth in claim 1, wherein said voltage/frequency converter comprises an internal reference voltage generator and an operational amplifier mounted as an integrator with a capacitor and charge and discharge control means of the latter responsive to two voltage levels which are derived from said reference voltage.
Claim 7
Dependent Claim
200 words
An interface circuit as set forth in claim 5, wherein a differential amplifier is interconnected between said switching block and said voltage/frequency converter, said operational amplifier mounted as an integrator being connected to the output of said differential amplifier via its reversing input, by means of a pair of analog switches mounted in parallel, one of which being in series with polarity inverting means, and via its non-reversing input to said reference voltage generator, the output of said operational amplifier being connected in parallel with the non-reversing input of a first comparator constituted by a differential amplifier and with the reversing input of a second comparator constituted by a differential amplifier, said first and second comparators having their outputs respectively connected to the set and reset inputs of a flip-flop, of which both outputs are respectively connected to the control inputs of said pair of analog switches, the reversing input of said first comparator being responsive to said second voltage level and the non-reversing input of said second comparator being responsive to said first voltage level, whereby said first and second comparators, said flip-flop and said pair of analog switches constitute said charge and discharge control means of said capacitor.
Claim 8
Dependent Claim
68 words
An interface circuit as set forth in claim 5, wherein the internal reference voltage generator comprises in series in a supply line a current generator and a Zener diode having a common point connected to the non-reversing input of an operational amplifier mounted as a follower and having its output connected to the non-reversing input of said differential amplifier interconnected between said switching block and said voltage/frequency converter.
Claim 9
Dependent Claim
125 words
An interface circuit as set forth in claim 1, wherein the up/down counter has its clock input connected to the output of the voltage/frequency converter and its up/down counting input connected to the output of said sign detector and is furthermore connected via its outputs in parallel to corresponding inputs of a memory, a first monostable circuit responsive to the negative going edge of the clock validation signal of said up/down counter having its non-reversing output connected to the memorization input of said memory and its reversing output connected to a second monostable circuit responsive to the positive going edge of the signal emitted by said reversing output, said second monostable circuit having its reversing output connected to the reset input of said up/down counter.
Claim 10
Dependent Claim
72 words
A interface circuit as set forth in claim 8, wherein said bus adapter comprises a series of three state gates related to the number of conductors comprised in the bus, one portion of said gates being connected directly in parallel to an equal number of outputs of said memory, and a second portion of said gates being selectively connected to a higher number of other outputs of said memory via a multiplexer.
References Cited (Backward Citations)
US3820109A
Cited
US3710376A
Cited
US3893103A
Cited
US3737893A
Cited
US3909601A
Cited
US3942172A
Cited
US3967270A
Cited
US4072850A
Cited
US4050065A
Cited
US4061025A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-02-25 | 1983-08-27 | 1984-02-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-02-25 | 1987-08-27 | 1988-02-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-02-25 | 1991-08-27 | 1992-02-26 | $7700.00 | Window Closed / Lapsed |