Patent US4503597A successfully refreshed from Google Patents.
Patent US4467187A successfully refreshed from Google Patents.
Patent US2022384A successfully refreshed from Google Patents.
Patent US4182994A successfully refreshed from Google Patents.
US4182994A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Phase locked loop tuning system including stabilized time interval control circuit
Assignee: RCA Licensing Corp
•
Filing: 1978-07-17
•
Granted: 1980-01-08
•
Expires: 1998-07-17
Abstract
Abstract A phase locked loop (PLL) tuning system for generating a local oscillator signal includes a programmable divider having a programmable division factor related to the frequency of the local oscillator signal. The programmable factor is determined by the duration of output pulses generated by a triggerable circuit in response to input trigger pulses generated by the PLL. The duration of the output pulses is adjustable by means of a potentiometer included in an R-C time constant network associated with the triggerable circuit. A reference divider associated with the PLL generates reference trigger pulses and reference time pulses in a substantially fixed time relationship during time intervals between output pulses generated in response to the input trigger pulses. The triggerable circuit generates comparison output pulses in response to the reference trigger pulses. The fixed time interval is related to the nominal values of the durations of the comparison output pulses. A comparison circuit generates a control signal in accordance with the time relationship between the termination of the comparison output pulses and the reference time pulses. The control signal is coupled to the time constant network to reduce deviations between the duration of the comparison output pulses and the fixed time relationship.
Inventors
- 👤 Felix Aschwanden
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 03:30
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/197; H03L7/199; H03J; H03J5/00; H03J5/02; H03J5/0245; H03J5/0272; H03M; H03M1/00; H03M1/12; H03M1/124; H03M1/129; H03M1/1295; H03M1/06; H03M1/0617; H03M1/0626; H03M1/0631
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
282 words
Apparatus comprising: controlled oscillator means for generating a controlled oscillator signal having a frequency determined by a control signal; programmable divider means for dividing the frequency of said controlled oscillator means by a programmable factor N to generate a frequency divided controlled oscillator signal having one pulse for every N cycles of said controlled oscillator signal; reference means including a relatively stable oscillator for generating a frequency reference signal; phase comparator means for generating said control signal in accordance with the phase and frequency relationship between said frequency divided controlled oscillator signal and said frequency reference signal; triggerable means for generating output pulses in response to input pulses, said triggerable means including time constant means for determining the duration of said output pulses, said triggerable means generating normal output pulses in response to said pulses of frequency divided controlled oscillator signal; programmable factor control means for controlling said programmable factor N in accordance with the duration of said normal pulses generated by said programmable divider means; said reference means also generating reference trigger and time reference pulses in a substantially fixed time relationship in the time interval between successive ones of said normal output pulses, said triggerable means generating comparison output pulses having a predetermined duration in response to said reference trigger pulses, said fixed time relationship being related to the nominal value of the predetermined duration of said comparison output pulses; and comparison means for generating an error signal in response to said comparison output pulses and said time reference pulses representing the deviation between the duration of said comparison output pulses and said fixed time relationship, said time constant means being responsive to said error signal to reduce said deviation.
Claim 2
Dependent Claim
282 words
Apparatus comprising: controlled oscillator means for generating a controlled oscillator signal having a frequency determined by a control signal; programmable divider means for dividing the frequency of said controlled oscillator means by a programmable factor N to generate a frequency divided controlled oscillator signal having one pulse for every N cycles of said controlled oscillator signal; reference means including a relatively stable oscillator for generating a frequency reference signal; phase comparator means for generating said control signal in accordance with the phase and frequency relationship between said frequency divided controlled oscillator signal and said frequency reference signal; triggerable means for generating output pulses in response to input pulses, said triggerable means including time constant means for determining the duration of said output pulses, said triggerable means generating normal output pulses in response to said pulses of frequency divided controlled oscillator signal; programmable factor control means for controlling said programmable factor N in accordance with the duration of said normal pulses generated by said programmable divider means; said reference means also generating reference trigger and time reference pulses in a substantially fixed time relationship in the time interval between successive ones of said normal output pulses, said triggerable means generating comparison output pulses having a predetermined duration in response to said reference trigger pulses, said fixed time relationship being related to the nominal value of the predetermined duration of said comparison output pulses; and comparison means for generating an error signal in response to said comparison output pulses and said time reference pulses representing the deviation between the duration of said comparison output pulses and said fixed time relationship, said time constant means being responsive to said error signal to reduce said deviation.
Claim 3
Dependent Claim
47 words
The apparatus recited in claim 1 wherein: said time constant means includes a variable means for determining a controllable portion of the duration of said normal output pulses, and first switch means for selectively disabling said variable means from affecting the duration of said comparison output pulses.
Claim 4
Dependent Claim
26 words
The apparatus recited in claim 2 wherein: said triggerable means includes second switch means for decoupling said comparison output pulses from said programmable factor control means.
Claim 5
Dependent Claim
14 words
The apparatus recited in claim 3 wherein: said triggerable means includes a monostable multivibrator.
Claim 6
Dependent Claim
48 words
The apparatus recited in claim 4 wherein: said time constant means includes variable resistance means coupled to said monostable multivibrator, and said first switch means is coupled in parallel relationship with said variable resistance to shunt said variable resistance means during the duration of said comparison output pulses.
Claim 7
Dependent Claim
148 words
The apparatus recited in claim 3 wherein: said triggerable means includes voltage comparator means having first and second inputs and an output; capacitive means for developing a first voltage at said first input; current source means for coupling a current to said capacitive means, said capacitive means developing said first voltage in response to said current; third switch means for selectively discharging said capacitive means in response to said pulses of said frequency divided controlled oscillator signal; voltage divider means including variable resistance means for developing a second voltage at said second input, said voltage comparator generating an output signal at its output having a first level when said first voltage exceeds said second voltage and having a second level when said second voltage exceeds said first voltage; and said error signal is coupled to said current source means to control said current coupled to said capacitive means.
Claim 8
Dependent Claim
74 words
The apparatus recited in claim 6 wherein: said variable resistance means includes a potentiometer having two ends defining the ends of a resistance path and a wiper for adjusting the resistance between the wiper and said ends, said first switch means coupling said wiper to said second input during the duration of said normal output pulses and coupling one of said ends to said second input during the duration of said comparison output pulses.
Claim 9
Dependent Claim
47 words
The apparatus recited in claim 3 wherein: said comparison means includes low pass filter means and third switch means for selectively coupling said comparison output pulses to said low pass filter means during the duration of said reference time, said low pass filter deriving said error signal.
Claim 10
Dependent Claim
17 words
The apparatus recited in claim 3 wherein: said controlled oscillator means includes a voltage controlled local oscillator.
References Cited (Backward Citations)
US4097810A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1983-01-07 | 1983-07-09 | 1984-01-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1987-01-07 | 1987-07-09 | 1988-01-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1991-01-07 | 1991-07-09 | 1992-01-08 | $7700.00 | Window Closed / Lapsed |