US4169289A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processor with improved cyclic data buffer apparatus
Assignee: AT&T Inc
•
Filing: 1977-07-08
•
Granted: 1979-09-25
•
Expires: 1997-07-08
Abstract
Abstract Apparatus for designating contiguous memory locations in a data memory as a circular data buffer. A limit register defines the topmost buffer location and a modulus register defines the length of the buffer. Circuitry detects violations of the upper boundary of the buffer and subtracts the buffer length from the address. Boundary violation circuitry also controls conditional execution of a data processor instruction which conditionally subtracts the buffer length from the address.
Inventors
- 👤 Richard R. Shively
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 12:48
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G06F5/12; G06F5/14; G06F13/00; G11; G11C; G11C7/00; H; H03; H03H; H03H17/00; H03H17/02; H03H17/06; G06F2205/00; G06F2205/10; G06F2205/106; G06F7/00; G06F7/60; G06F7/72
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
104 words
For use with a data processor, apparatus for defining a circular data buffer in a random access data memory comprising: first means for storing the addresses of the topmost location of said buffer, second means for storing the number of locations comprising said buffer, means for applying a first address, means responsive to said means for applying and to said first means for storing for determining if said first address is greater than said address of the topmost location, and means comprising said data processor responsive to said means for determining and to said second means for storing for arithmetically altering said first address.
Claim 2
Dependent Claim
104 words
For use with a data processor, apparatus for defining a circular data buffer in a random access data memory comprising: first means for storing the addresses of the topmost location of said buffer, second means for storing the number of locations comprising said buffer, means for applying a first address, means responsive to said means for applying and to said first means for storing for determining if said first address is greater than said address of the topmost location, and means comprising said data processor responsive to said means for determining and to said second means for storing for arithmetically altering said first address.
Claim 3
Dependent Claim
29 words
Apparatus as set forth in claim 1 further comprising means responsive to said data processor for accessing a random access data memory with said first address so arithmetically altered.
Claim 4
Dependent Claim
128 words
For use with a data processor, apparatus for defining a circular data buffer in a random access data memory comprising: first means for storing the addresses of the topmost location of said buffer, second means for storing the number of locations comprising said buffer, means for applying a first address, means responsive to said means for applying and to said first means for storing for determining if said first address is greater than said address of the topmost location, and means responsive to said means for determining and to said second means for storing for arithmetically altering said first address, said means for arithmetically altering comprising said data processor, and means responsive to said second means for storing for subtracting said number of locations from said first address.
Claim 5
Dependent Claim
128 words
For use with a data processor, apparatus for defining a circular data buffer in a random access data memory comprising: first means for storing the addresses of the topmost location of said buffer, second means for storing the number of locations comprising said buffer, means for applying a first address, means responsive to said means for applying and to said first means for storing for determining if said first address is greater than said address of the topmost location, and means responsive to said means for determining and to said second means for storing for arithmetically altering said first address, said means for arithmetically altering comprising said data processor, and means responsive to said second means for storing for subtracting said number of locations from said first address.
Claim 6
Dependent Claim
31 words
Apparatus as set forth in claim 3 further comprising means responsive to said means for arithmetically altering for accessing a random access data memory with said first address so arithmetically altered.
Claim 7
Dependent Claim
80 words
Apparatus for use with a data processor comprising: a limit register loadable with information under control of said data processor, a modulus register loadable with information under control of said data processor, a comparator for comparing an address with the contents of said limit register, an arithmetic circuit responsive to said comparator for arithmetically altering said address by the contents of said modulus register, and means responsive to said comparator for controlling the execution of instructions by said data processor.
Claim 8
Dependent Claim
80 words
Apparatus for use with a data processor comprising: a limit register loadable with information under control of said data processor, a modulus register loadable with information under control of said data processor, a comparator for comparing an address with the contents of said limit register, an arithmetic circuit responsive to said comparator for arithmetically altering said address by the contents of said modulus register, and means responsive to said comparator for controlling the execution of instructions by said data processor.
Claim 9
Dependent Claim
29 words
Apparatus as set forth in claim 5 further comprising means responsive to said comparator and to said data processor for controlling the execution of instructions by said data processor.
References Cited (Backward Citations)
US3411138A
Cited
US3391391A
Cited
US3469239A
Cited
US3564505A
Cited
US3573855A
Cited
US3686641A
Cited
US3742458A
Cited
US4078258A
Cited
US4084258A
Cited
US3878513A
Cited
SU450174A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-09-24 | 1983-03-26 | 1983-09-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-09-24 | 1987-03-26 | 1987-09-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-09-24 | 1991-03-26 | 1991-09-25 | $7700.00 | Window Closed / Lapsed |