Patent US4169258A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4169258A Expired / Lapsed US ⏱️ 0.0 years remaining

One-third selection scheme for addressing a ferroelectric matrix arrangement

Assignee: Boeing North American Inc
•
Filing: 1978-05-15
•
Granted: 1979-09-25
•
Expires: 1998-05-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An improved scheme for selectively addressing a matrix arrangement comprised of ferroelectrics having x and y orthogonally disposed intersecting lines. A one-third selection scheme is utilized that includes normalized selection signals having amplitudes: V x =0; V x =2/3; V y =1/3; and V y =1, which signals can be applied to the intersection of an x and y-line. The instant selection scheme minimizes both hysteresis creep and the cross-coupling voltage between x and y-lines to prevent undesirable hysteresis switching of the ferroelectric matrix arrangement.

Inventors

  • 👤 Lawrence E. Tannas, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 05:17
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/22; G09; G09G; G09G3/00; G09G3/20; G09G3/34; G09G3/36; G09G3/3611; G09G3/3622; G09G3/3629

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 214 words
A method for selectively addressing particular memory elements having hysteresis and forming an array of memory elements and for guarding the condition of memory elements other than those particular elements being selectively addressed, wherein the selectively addressed elements from said array are excited to one of a relatively positive or negative condition, each of said elements of the array comprising the intersection of a respective x and a respective y-line, some of said x-lines driven with a particular normalized selection signal having an amplitude of either 0 or 2/3, and some of said y-lines driven with a particular normalized selection signal having an amplitude of either 0, 1/3 or 1, said method including the steps of: at least one selectively addressed element of the array being turned off by exciting said element to the negative condition by driving the respective x-line thereof with a normalized selection signal having amplitude 2/3 and driving the respective y-line thereof with a normalized selection signal having amplitude 1, and at least one other selectively addressed element of the array being turned on by exciting said element to the positive condition by driving the respective x-line thereof with a normalized selection signal having amplitude 0 and driving the respective y-line thereof with a normalized selection signal having amplitude 1.
Claim 2
Independent Claim 214 words
A method for selectively addressing particular memory elements having hysteresis and forming an array of memory elements and for guarding the condition of memory elements other than those particular elements being selectively addressed, wherein the selectively addressed elements from said array are excited to one of a relatively positive or negative condition, each of said elements of the array comprising the intersection of a respective x and a respective y-line, some of said x-lines driven with a particular normalized selection signal having an amplitude of either 0 or 2/3, and some of said y-lines driven with a particular normalized selection signal having an amplitude of either 0, 1/3 or 1, said method including the steps of: at least one selectively addressed element of the array being turned off by exciting said element to the negative condition by driving the respective x-line thereof with a normalized selection signal having amplitude 2/3 and driving the respective y-line thereof with a normalized selection signal having amplitude 1, and at least one other selectively addressed element of the array being turned on by exciting said element to the positive condition by driving the respective x-line thereof with a normalized selection signal having amplitude 0 and driving the respective y-line thereof with a normalized selection signal having amplitude 1.
Claim 3
Dependent Claim 17 words
The method recited in claim 1, including selecting the elements comprising said array from a ferroelectric material.
Claim 4
Dependent Claim 17 words
The method recited in claim 1, including selecting the elements comprising said array from a ferromagnetic material.
Claim 5
Dependent Claim 35 words
The method recited in claim 1 including the further step of driving said x-line at an interval of time before driving said y-line for exciting the particular element of said array to the negative condition.
Claim 6
Dependent Claim 30 words
The method recited in claim 4, including the further step of terminating said x-line selection signal at an interval of time later than the terminating of said y-line selection signal.
Claim 7
Dependent Claim 24 words
The method recited in claim 1, including the further step of initially polarizing the particular element of said array to the negative remanant state.
Claim 8
Dependent Claim 54 words
The method recited in claim 1, wherein the condition of each of the elements of said array other than the particular elements being selectively addressed is guarded by the steps of: driving said x-line with a normalized selection signal having amplitude 2/3; and driving said y-line with a normalized selection signal having amplitude 1/3.
Claim 9
Dependent Claim 32 words
The method recited in claim 7, including the further step of driving said x-line at an interval of time after the driving of said y-line for guarding the condition of said elements.
Claim 10
Dependent Claim 29 words
The method recited in claim 8, including the further step of terminating said x-line selection signal at an interval of time before the terminating of said y-line selection signal.
Claim 11
Dependent Claim 53 words
The method recited in claim 1, wherein the condition of each of the elements of said array other than the particular elements being selectively addressed is guarded by the steps of: driving said x-line with a selection signal having amplitude 0; and driving said y-line with a normalized selection signal having amplitude 1/3.
Claim 12
Dependent Claim 13 words
The method recited in claim 1, said array forming an information display memory.

References Cited (Backward Citations)

US2942239A Cited
US3002182A Cited
US3976362A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-09-24 1983-03-26 1983-09-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-09-24 1987-03-26 1987-09-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-09-24 1991-03-26 1991-09-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag