← Back to Patent Explorer
US4168529A Expired / Lapsed US ⏱️ 0.0 years remaining

Code synchronizing apparatus

Assignee: UK Secretary of State for Defence
•
Filing: 1978-03-29
•
Granted: 1979-09-18
•
Expires: 1998-03-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A code synchronizing apparatus for synchronizing a local pseudo-random binary-sequence code generator with signals of a pseudo-random binary-sequence carried on incoming signals from a remote source, includes a sampler for obtaining sequences of samples of an input signal and of local code signals from a signal generator, a correlator for correlating the sequences of samples with those of local code signals which are offset by different integral numbers of bit-periods from a sequence of local code signals produced while the input signals were being sampled, an adder for summing the correlation values for each offset, means for identifying the offset which produces the maximum summation of correlations, and a correlation counter for correcting the timing of the local code generator by an amount dependent on the magnitude of the offset so identified.

Inventors

  • 👤 Martin Tomlinson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 14:08
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/84; H04; H04B; H04B7/00; H04B7/14; H04B7/15; H04B7/204; H04B7/216

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 113 words
Code synchronizing apparatus including a local code signal generator, means for obtaining a sequence of samples of an incoming signal and a sequence of local code signals, correlator means for correlating said sequence of samples with sequences of local code signals offset by different integral numbers of bit-periods from a sequence of local code signals produced by said local code signal generator while the incoming signals were being sampled, means for adding together the correlations obtained by said correlator means, means for identifying the offset which produces the maximum summation of correlations, and means for correcting the local code generator timing by an amount dependent on the magnitude of the offset so identified.
Claim 2
Dependent Claim 113 words
Code synchronizing apparatus including a local code signal generator, means for obtaining a sequence of samples of an incoming signal and a sequence of local code signals, correlator means for correlating said sequence of samples with sequences of local code signals offset by different integral numbers of bit-periods from a sequence of local code signals produced by said local code signal generator while the incoming signals were being sampled, means for adding together the correlations obtained by said correlator means, means for identifying the offset which produces the maximum summation of correlations, and means for correcting the local code generator timing by an amount dependent on the magnitude of the offset so identified.
Claim 3
Dependent Claim 111 words
Code synchronizing apparatus as in claim 1 wherein said correlation means comprises means for correlating each of a plurality of consecutive subsequences of n signal samples with all possible subsequences of n binary digits and for storing the correlations thereby obtained, means for deriving the correlation between a local binary code sequence and a signal sample sequence by retrieving the correlation results from store using addresses determined by subsequences of the local code sequence, and adding the correlation results together to form a subtotal, and adding said subtotal to said correlation results thereby forming a post detect integrator, and means for repeating said reference and summing together for each offset sequence.
Claim 4
Dependent Claim 54 words
Code synchronizing apparatus as in claim 2 wherein the sequence of local code signals is a pseudo-random binary sequence and the value of n is the nearest integral value to a solution of the equation L=2.sup.n [1+0.7n(n-1)] where L is the length of a complete cycle of the pseudo-random binary sequence to be used.

References Cited (Backward Citations)

US3412334A Cited
US3701894A Cited
US3883729A Cited
US4007330A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-09-17 1983-03-19 1983-09-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-09-17 1987-03-19 1987-09-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-09-17 1991-03-19 1991-09-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag