Patent US4163950A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4163950A Expired / Lapsed US ⏱️ 0.0 years remaining

Isolating differential amplifier

Assignee: Tektronix Inc
•
Filing: 1978-03-01
•
Granted: 1979-08-07
•
Expires: 1998-03-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A differential amplifier includes an input stage and an output stage which are electrically isolated from each other to permit the input and output portions of the circuit to be operated at different voltage levels. A pair of optical couplers are employed to couple the differential signal from the input stage to the output stage. The output stage comprises a linear gain cell to provide an output signal proportional to the differential signal through the couplers divided by the common-mode signal through the couplers to stabilize gain and minimize D.C. offset drift caused by small changes in physical parameters or temperature.

Inventors

  • 👤 Wendell W. Damm
  • 👤 Choong R. Kim

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 17:27
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/04; H03F3/08; H03F3/087; H03F3/45; H03F3/45071; H03F3/45479

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 146 words
An isolating differential amplifier, comprising: an input differential amplifier stage comprising a first pair of emitter coupled transistors, a resistor having a predetermined resistance value connected between the emitters of said transistors, and a pair of constant current sinks, each of which is connected to a respective emitter, said input differential amplifier stage for receiving an input signal at the bases of said first pair of transistors and producing a differential signal therefrom; an output differential stage comprising a second pair of emittercoupled transistors and a constant current sink connected to both emitters of said second pair of transistors, said output differential amplifier stage being responsive to said differential signal for producing an output signal; and optical coupling means for coupling said differential signal from the collectors of said first pair of emitter coupled transistors to the bases of said second pair of emitter coupled transistors.
Claim 2
Dependent Claim 146 words
An isolating differential amplifier, comprising: an input differential amplifier stage comprising a first pair of emitter coupled transistors, a resistor having a predetermined resistance value connected between the emitters of said transistors, and a pair of constant current sinks, each of which is connected to a respective emitter, said input differential amplifier stage for receiving an input signal at the bases of said first pair of transistors and producing a differential signal therefrom; an output differential stage comprising a second pair of emittercoupled transistors and a constant current sink connected to both emitters of said second pair of transistors, said output differential amplifier stage being responsive to said differential signal for producing an output signal; and optical coupling means for coupling said differential signal from the collectors of said first pair of emitter coupled transistors to the bases of said second pair of emitter coupled transistors.
Claim 3
Dependent Claim 68 words
An isolating amplifier in accordance with claim 1 wherein said optical coupling means comprises a pair of light sources connected to the collector circuit of said first differential amplifier and a pair of photosensors connected to the base circuit of said second differential amplifier, wherein the light produced by each of said pair of light sources is coupled to a respective one of said pair of light sensors.
Claim 4
Dependent Claim 21 words
An isolating amplifier in accordance with claim 2 wherein said light sources comprise light-emitting diodes and said photo sensors comprise photodiodes.
Claim 5
Dependent Claim 35 words
An isolating amplifier in accordance with claim 1 wherein said output differential amplifier stage further includes a pair of diodes, each of which is connected to a respective base of said second pair of transistors.

References Cited (Backward Citations)

US3473036A Cited
US3689752A Cited
US3810034A Cited
US3955149A Cited
SU464953A1 Cited
SU507938A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-08-06 1983-02-05 1983-08-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-08-06 1987-02-05 1987-08-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-08-06 1991-02-05 1991-08-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag