Patent US4160964A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4160964A Expired / Lapsed US ⏱️ 0.0 years remaining

High frequency wide band resonant circuit

Assignee: Sony Corp
•
Filing: 1977-07-15
•
Granted: 1979-07-10
•
Expires: 1997-07-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high frequency wide band resonant circuit is formed of a lump capacitor, a lump inductor and a voltage controlled variable capacitor. The resonant circuit is suitable to be used in a receiving circuit which selectively receives a signal in the UHF band.

Inventors

  • 👤 Fumio Ishikawa
  • 👤 Yukio Tsuda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 19:14
CPC Classifications
H; H03; H03J; H03J3/00; H03J3/02; H03J3/16; H03J3/18; H03J3/185; H03H; H03H5/00; H03H5/12

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 220 words
A high frequency wide band resonant circuit comprising: a first capacitive element; a first series circuit including a first inductive element and a voltage controlled variable capacitance element and being connected in parallel to said first capacitive element; a second series circuit including a second inductive element and a second capacitive element, said second series circuit being connected in parallel to said variable capacitance element with an end of said second inductive element connected to said first series circuit between said first inductive element and said variable capacitance element and an end of said second capacitive element being connected to a junction of said variable capacitance element with said first capacitive element; means for supplying a control voltage for said variable capacitance element across said second capacitive element; a resistor having one end connected between the junction of said second inductive element with said second capacitive element, and the other end of said resistor being connected to said means for supplying a control voltage; and a third capacitive element connected in series with said resistor across said second capacitive element for forming a π-type-circuit in cooperation with said resistor and said capacitive element and thereby raising the apparent impedance of said second inductive element in a frequency band likely to contain undesirable parasitic resonance and thereby reduce said parasitic resonance.
Claim 2
Dependent Claim 220 words
A high frequency wide band resonant circuit comprising: a first capacitive element; a first series circuit including a first inductive element and a voltage controlled variable capacitance element and being connected in parallel to said first capacitive element; a second series circuit including a second inductive element and a second capacitive element, said second series circuit being connected in parallel to said variable capacitance element with an end of said second inductive element connected to said first series circuit between said first inductive element and said variable capacitance element and an end of said second capacitive element being connected to a junction of said variable capacitance element with said first capacitive element; means for supplying a control voltage for said variable capacitance element across said second capacitive element; a resistor having one end connected between the junction of said second inductive element with said second capacitive element, and the other end of said resistor being connected to said means for supplying a control voltage; and a third capacitive element connected in series with said resistor across said second capacitive element for forming a π-type-circuit in cooperation with said resistor and said capacitive element and thereby raising the apparent impedance of said second inductive element in a frequency band likely to contain undesirable parasitic resonance and thereby reduce said parasitic resonance.

References Cited (Backward Citations)

US3067394A Cited
US3249897A Cited
US3569850A Cited
US3899755A Cited
US3400338A Cited
US3581239A Cited
DE2251388A1 Cited
US3980957A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-07-09 1983-01-08 1983-07-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-07-09 1987-01-08 1987-07-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-07-09 1991-01-08 1991-07-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag