US4158237A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Monolithically integrated storage cells
Assignee: International Business Machines Corp
•
Filing: 1978-07-13
•
Granted: 1979-06-12
•
Expires: 1998-07-13
Abstract
Abstract The invention relates to a monolithically integrated storage cell which includes a flip-flop circuit with two cross-coupled, bipolar switching transistors and one load element each connected by means of one terminal to the collectors of the switching transistors, the storage cell being controlled via a word line connected to the other terminal of both load elements and via one bit line each of a bit line pair connected to the emitter of each switching transistor.
Inventors
- 👤 Siegfried K. Wiedmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:38
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/41; G11C11/411; G11C11/4113; G11C11/4116; H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; H10; H10B; H10B10/00; H10B10/10
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
205 words
A monolithically integrated storage matrix having a storage cell comprising: a flip-flop circuit including first and second cross-coupled bipolar, inverting transistors each having emitter, base and collector electrodes and first and second injectors each having first and second terminals, the first terminal of said first injector being connected to the base electrode of said first inverting transistor and to the collector electrode of said second inverting transistor and the first terminal of said second injector being connected to the base electrode of said second inverting transistor and to the collector electrode of said first inverting transistor, control means including a word line connected to the second terminal of said first and second injectors and first and second bit lines, said first bit line being connected to the emitter electrode of said first inverting transistor and said second bit line being connected to the emitter electrode of said second inverting transistor, and a substrate having first and second isolation pockets, said first injector and said first inverting transistor being disposed in said first pocket and said second injector and said second inverting transistor being disposed in said second pocket, whereby said first and second injectors form load elements for said second and first inverting transistors, respectively.
Claim 2
Dependent Claim
205 words
A monolithically integrated storage matrix having a storage cell comprising: a flip-flop circuit including first and second cross-coupled bipolar, inverting transistors each having emitter, base and collector electrodes and first and second injectors each having first and second terminals, the first terminal of said first injector being connected to the base electrode of said first inverting transistor and to the collector electrode of said second inverting transistor and the first terminal of said second injector being connected to the base electrode of said second inverting transistor and to the collector electrode of said first inverting transistor, control means including a word line connected to the second terminal of said first and second injectors and first and second bit lines, said first bit line being connected to the emitter electrode of said first inverting transistor and said second bit line being connected to the emitter electrode of said second inverting transistor, and a substrate having first and second isolation pockets, said first injector and said first inverting transistor being disposed in said first pocket and said second injector and said second inverting transistor being disposed in said second pocket, whereby said first and second injectors form load elements for said second and first inverting transistors, respectively.
Claim 3
Dependent Claim
114 words
A monolithically integrated storage matrix having a storage cell as set forth in claim 1 wherein each of said inverting transistors includes first and second regions of a given type conductivity forming said emitter and collector electrodes separated by a third region of an opposite type conductivity forming said base electrode and each of said injectors is a complementary transistor including a fourth region of said opposite type conductivity, said first region and said third region, said fourth region forming an emitter electrode for said complementary transistor, the regions of each of said inverting transistors being arranged vertically and the region of each of said complementary transistors being arranged laterally in said isolation pockets.
Claim 4
Dependent Claim
53 words
A monolithically integrated storage matrix having a storage cell as set forth in claim 2 wherein said word line is connected to the fourth region of each of said complementary transistors and said first and second bit lines are highly conductive buried zones of said given type conductivity disposed within said isolation pockets.
Claim 5
Dependent Claim
80 words
A monolithically integrated storage matrix as set forth in claim 3 comprising a plurality of said storage cells wherein said first and second isolation pockets are arranged parallel to each other and support at least first and second of said cells, said first bit line being disposed within said first isolation pocket and connected to said first and second cells and said second bit line being disposed within said second isolation pocket and connected to said first and second cells.
Claim 6
Dependent Claim
29 words
A monolithically integrated storage matrix as set forth in claim 4 further including a blocking zone disposed within each of said isolation pockets between said first and second cells.
Claim 7
Dependent Claim
78 words
A monolithically integrated storage matrix as set forth in claim 4 wherein said first and second cells are arranged within said isolation pockets in mirror-inverted relation to each other with the first and second injectors of said first cell being desposed adjacent to the first and second injectors of said second cell, and further including a blocking zone disposed within each of said isolation pockets at the end of said first and second cells remote from said injectors.
Claim 8
Dependent Claim
41 words
A monolithically integrated storage matrix having a storage cell as set forth in claim 2 wherein said first and second regions are semiconductor regions of N type conductivity and said third and fourth regions are semiconductor regions of P type conductivity.
Claim 9
Dependent Claim
43 words
A monolithically integrated storage matrix having a storage cell as set forth in claim 7 wherein said first and second bit lines are highly conductive semiconductor zones of N type conductivity and said substrate is a semiconductor substrate made of P type conductivity.
References Cited (Backward Citations)
US4021786A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-06-11 | 1982-12-11 | 1983-06-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-06-11 | 1986-12-11 | 1987-06-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-06-11 | 1990-12-11 | 1991-06-12 | $7700.00 | Window Closed / Lapsed |