Patent US4156855A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4156855A Expired / Lapsed US ⏱️ 0.0 years remaining

Phase-locked loop with variable gain and bandwidth

Assignee: RCA Corp
•
Filing: 1978-01-26
•
Granted: 1979-05-29
•
Expires: 1998-01-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A phase locked loop includes a voltage-controlled oscillator, and a phase and frequency detector for comprising an input signal pulse wave with a pulse wave from the voltage-controlled oscillator, and for providing a frequency control voltage to the voltage-controlled oscillator. When the pulses overlap, a pulse comparison circuit in the phase and frequency detector produces a frequency "up" signal or a frequency "down" signal proportional to the correction necessary. When the pulses do not overlap, the pulse comparison circuit produces a "non-overlap" signal which effects a rapid frequency correction by causing a current pump in the phase and frequency detector to increase its output to a fixed maximum value, and by causing a loop filter to increase its bandwidth to a fixed maximum value.

Inventors

  • 👤 Albert T. Crowley

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 20:14
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/08; H03L7/10; H03L7/107; H03L7/1072; H03L7/085; H03L7/089; H03L7/0891; H03L7/0895; H03L7/0898

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 221 words
A phase locked loop, comprising a voltage-controlled oscillator, a phase and frequency detector, a first pulse shaper coupling an input signal wave to a first input of said phase and frequency detector, a second pulse shaper coupling an output of said voltage-controlled oscillator to a second input of said phase and frequency detector, said phase and frequency detector including: a pulse comparison circuit operative when pulses from the pulse shapers overlap to produce "up" signal pulses having widths proportional to the phase difference when the pulses from the first pulse shaper lead, and to produce "down" signal pulses having widths proportional to the phase difference when the pulses from the second pulse shaper lead, and producing a "non-overlap" signal when the pulses of waves from said first and second pulse shapers do not ovelap, a variable-gain current pump means responsive to said "up" and "down" signals to produce an output signal varying in amplitude and polarity with the amount and polarity of the phase difference between the pulse waves from said first and second pulse shapers when the pulses overlap, means to apply said "non-overlap" signal to said current pump to increase the gain thereof to a fixed maximum value, and a loop filter coupling the output of said variable-gain current pump to the voltage control input of said voltage-controlled oscillator.
Claim 2
Dependent Claim 221 words
A phase locked loop, comprising a voltage-controlled oscillator, a phase and frequency detector, a first pulse shaper coupling an input signal wave to a first input of said phase and frequency detector, a second pulse shaper coupling an output of said voltage-controlled oscillator to a second input of said phase and frequency detector, said phase and frequency detector including: a pulse comparison circuit operative when pulses from the pulse shapers overlap to produce "up" signal pulses having widths proportional to the phase difference when the pulses from the first pulse shaper lead, and to produce "down" signal pulses having widths proportional to the phase difference when the pulses from the second pulse shaper lead, and producing a "non-overlap" signal when the pulses of waves from said first and second pulse shapers do not ovelap, a variable-gain current pump means responsive to said "up" and "down" signals to produce an output signal varying in amplitude and polarity with the amount and polarity of the phase difference between the pulse waves from said first and second pulse shapers when the pulses overlap, means to apply said "non-overlap" signal to said current pump to increase the gain thereof to a fixed maximum value, and a loop filter coupling the output of said variable-gain current pump to the voltage control input of said voltage-controlled oscillator.
Claim 3
Dependent Claim 16 words
The combination as defined in claim 1 wherein said loop filter is a variable-bandwidth loop filter.
Claim 4
Dependent Claim 29 words
The combination as defined in claim 2 and, in addition, means to apply said "non-overlap" signal to said filter to increase the bandwidth thereof to a fixed maximum value.
Claim 5
Dependent Claim 201 words
The combination as defined in claim 1 wherein said pulse comparison circuit comprises first and second flip-flops each having a leading edge trigger input, a set output and a reset input, a gate coupling the set outputs of said first and second flip-flops to the reset inputs of the flip-flops so that the flip-flops cannot both remain set, third and fourth flip-flops having set inputs coupled to set outputs of respective first and second flip-flops and having reset inputs and set outputs, means coupling the output of said first pulse shaper to the trigger input of said first flip-flop and the reset input of said third flip-flop, means coupling the output of said voltage-controlled oscillator through said second pulse shaper to the trigger input of said second flip-flop and the reset input of said fourth flip-flop, first gate means responsive to output of said first and third flip-flops to generate said "up" signal pulses, second gate means responsive to outputs of said second and fourth flip-flops to generate said "down" signal pulses, and third gate means responsive to outputs of said third and fourth flip-flops to generate said "non-overlap" signal when pulses of first and second pulse waves do not overlap.

References Cited (Backward Citations)

US3316497A Cited
US3694776A Cited
US3993958A Cited
US4053933A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-05-28 1982-11-27 1983-05-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-05-28 1986-11-27 1987-05-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-05-28 1990-11-27 1991-05-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag