Patent US4156205A successfully refreshed from Google Patents.
US4156205A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Binary frequency synthesizer
Assignee: International Telephone and Telegraph Corp
•
Filing: 1968-06-17
•
Granted: 1979-05-22
•
Expires: 1988-06-17
Abstract
Abstract A voltage controlled oscillator has coupled thereto N capacitors in different permutation under control of an N stage binary counter and a counter drive signal enabling the generation of signals having 2 N discrete frequencies. A phase locked loop is employed to stabilize each of the 2 N frequencies. This loop includes a mixer coupled to a harmonic generator and the output of the oscillator. The mixer output is applied to a crystal filter whose output is phase compared with a reference signal and the resultant output is employed to stabilize the oscillator.
Inventors
- 👤 Joseph Kadin
- 👤 Arthur J. Grey
- 👤 Marvin L. Kiss
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 22:29
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/20; H04; H04K; H04K1/00; H04K1/003
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
5 words
A binary frequency synthesizer comprising:
Claim 2
Dependent Claim
5 words
A binary frequency synthesizer comprising:
Claim 3
Dependent Claim
85 words
oscillator means; N tuning means, where N is an integer at least equal to one; and Binary circuit means to couple said tuning means in different permutations to said oscillator means to generate signals having 2 N discrete frequencies; said circuit means including switch means coupled to each of said tuning means, a binary counter having N stages, each stage being coupled to a different one of said switch means, and a source of drive signal coupled to said counter to control the counting thereof.
Claim 4
Dependent Claim
85 words
oscillator means; N tuning means, where N is an integer at least equal to one; and Binary circuit means to couple said tuning means in different permutations to said oscillator means to generate signals having 2 N discrete frequencies; said circuit means including switch means coupled to each of said tuning means, a binary counter having N stages, each stage being coupled to a different one of said switch means, and a source of drive signal coupled to said counter to control the counting thereof.
Claim 5
Dependent Claim
14 words
A synthesizer according to claim 1, wherein said tuning means each include a capacitor.
Claim 6
Dependent Claim
26 words
A synthesizer according to claim 1, further including a phase locked loop means coupled to said oscillator means to stabilize each of said 2 N frequencies.
Claim 7
Dependent Claim
87 words
A synthesizer according to claim 3, wherein said phase locked loop means includes a reference signal source, a harmonic generator to produce harmonic signals each having a frequency related to a portion of a different one of said 2 N frequencies, a mixer coupled to said generator and said oscillator means, a crystal filter coupled to said mixer, and a phase detector coupled to said filter, said reference signal source and said oscillator means to control said oscillator means to stabilize each of said 2 N frequencies.
Claim 8
Dependent Claim
15 words
A synthesizer according to claim 3, wherein said oscillator means includes a voltage controlled oscillator.
Claim 9
Dependent Claim
14 words
A synthesizer according to claim 3, wherein said tuning means each include a capacitor.
Claim 10
Dependent Claim
201 words
A binary frequency synthesizer comprising: oscillator means; N tuning means, where N is an integer at least equal to one; binary circuit means to couple said tuning means in different permutations to said oscillator means to generate signals having 2 N discrete frequencies; and a phase locked loop means coupled to said oscillator means to stabilize each of said 2 N frequencies; said tuning means each including a capacitor; said oscillator means including a voltage controlled oscillator; said circuit means including a transistor switch coupled to each of said capacitors, a binary counter having N stages, each stage being coupled to a different one of said switching means, and a source of drive signal coupled to said counter to control the counting thereof; and said phase locked loop means including a reference signal source, a harmonic generator to produce harmonic signals each having a frequency related to a portion of a different one of said 2 N frequencies, a mixer coupled to said generator and said oscillator, a crystal filter coupled to said mixer, and a phase detector coupled to said filter, said reference signal source and said oscillator to control said oscillator to stabilize each of said 2 N frequencies.
Claim 11
Dependent Claim
201 words
A binary frequency synthesizer comprising: oscillator means; N tuning means, where N is an integer at least equal to one; binary circuit means to couple said tuning means in different permutations to said oscillator means to generate signals having 2 N discrete frequencies; and a phase locked loop means coupled to said oscillator means to stabilize each of said 2 N frequencies; said tuning means each including a capacitor; said oscillator means including a voltage controlled oscillator; said circuit means including a transistor switch coupled to each of said capacitors, a binary counter having N stages, each stage being coupled to a different one of said switching means, and a source of drive signal coupled to said counter to control the counting thereof; and said phase locked loop means including a reference signal source, a harmonic generator to produce harmonic signals each having a frequency related to a portion of a different one of said 2 N frequencies, a mixer coupled to said generator and said oscillator, a crystal filter coupled to said mixer, and a phase detector coupled to said filter, said reference signal source and said oscillator to control said oscillator to stabilize each of said 2 N frequencies.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-05-21 | 1982-11-20 | 1983-05-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-05-21 | 1986-11-20 | 1987-05-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-05-21 | 1990-11-20 | 1991-05-22 | $7700.00 | Window Closed / Lapsed |