← Back to Patent Explorer
US4151006A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacturing a semiconductor device

Assignee: US Philips Corp
•
Filing: 1977-04-19
•
Granted: 1979-04-24
•
Expires: 1997-04-19
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of manufacturing a semiconductor device having a transistor structure in which the emitter zone comprises a lower-doped region adjoining the base zone and a more highly-doped region adjoining the surface. According to the invention, the more highly-doped part is obtained by the introduction of doping atoms through an undoped polycrystalline layer provided on the surface. Preferably, a thin silicon nitride or silicon oxide layer is provided between the surface and the polycrystalline silicon layer prior to providing the latter.

Inventors

  • 👤 Hendrik C. De Graaff
  • 👤 Paul A. H. Hart
  • 👤 Albert Schmitz
  • 👤 Jan W. Slotboom

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 02:59
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/141; H10P32/1412; H10P32/1414; H10P32/17; H10P32/171; H10P95/00; Y; Y10; Y10S; Y10S148/00; Y10S148/02

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 186 words
A method of manufacturing a semiconductor device having a bipolar transistor, the method including the steps of providing a semiconductor body having a first region of a first conductivity type, providing a second region of the second conductivity type on said first region, providing a third region of the first conductivity type on said second region, and then providing in the third region a surface-adjoining fourth region of the first conductivity type having a higher doping than that of the third region, the first region forming the collector zone, the second region forming the base zone, and the third and fourth regions forming the emitter zone of said bipolar transistor, wherein the improvement comprises providing the fourth region by first providing a thin layer of an electrically insulating material on the third region, then forming an undoped layer of polycrystalline silicon on the thin layer and then providing the fourth region in the third region by introducing a dopant through the polycrystalline silicon layer and the thin layer, the thickness of said thin layer being at least about 0.0010 micron and at most about 0.0100 micron.
Claim 2
Independent Claim 186 words
A method of manufacturing a semiconductor device having a bipolar transistor, the method including the steps of providing a semiconductor body having a first region of a first conductivity type, providing a second region of the second conductivity type on said first region, providing a third region of the first conductivity type on said second region, and then providing in the third region a surface-adjoining fourth region of the first conductivity type having a higher doping than that of the third region, the first region forming the collector zone, the second region forming the base zone, and the third and fourth regions forming the emitter zone of said bipolar transistor, wherein the improvement comprises providing the fourth region by first providing a thin layer of an electrically insulating material on the third region, then forming an undoped layer of polycrystalline silicon on the thin layer and then providing the fourth region in the third region by introducing a dopant through the polycrystalline silicon layer and the thin layer, the thickness of said thin layer being at least about 0.0010 micron and at most about 0.0100 micron.
Claim 3
Dependent Claim 28 words
A method as claimed in claim 1, wherein the thin layer is provided in a thickness of at least about 0.0020 micron and at most about 0.0060 micron.
Claim 4
Dependent Claim 14 words
A method as claimed in claim 1, wherein the thin layer comprises silicon nitride.
Claim 5
Dependent Claim 26 words
A method as claimed in claim 3, wherein the layer of silicon nitride is provided by a heat treatment in an atmosphere containing nitrogen and ammonia.
Claim 6
Dependent Claim 29 words
A method as claimed in claim 3, wherein the layer of silicon nitride is provided in a plasma selected from the group consisting of nitrogen plasma and ammonia plasma.
Claim 7
Dependent Claim 14 words
A method as claimed in claim 1, wherein the thin layer comprises silicon oxide.
Claim 8
Dependent Claim 18 words
A method as claimed in claim 6, wherein the layer of silicon oxide is provided by thermal oxidation.
Claim 9
Dependent Claim 19 words
A method as claimed in claim 6, wherein the layer of silicon oxide is provided in an oxygen plasma.
Claim 10
Dependent Claim 53 words
A method as claimed in claim 1, wherein the fourth region is provided in the semiconductor body down to such a depth that the distance from the junction between the third and the fourth regions to the second region is at most a diffusion length of minority charge carries in the third region.
Claim 11
Dependent Claim 20 words
A method as claimed in claim 1, wherein the third region is formed by epitaxial growth on the second region.
Claim 12
Dependent Claim 15 words
A method as claimed in claim 1, wherein the semiconductor body consists entirely of silicon.
Claim 13
Dependent Claim 19 words
A method as claimed in claim 1, wherein the regions of the first conductivity type are of n-type conductivity.
Claim 14
Dependent Claim 61 words
A method as claimed in claim 1, wherein the first region in the semiconductor body is formed by providing a highly doped substrate of the first conductivity type in said semiconductory body and growing on said substrate an epitaxial layer of a lower doping of the first conductivity type, the second and third regions then being provided on said epitaxial layer.

References Cited (Backward Citations)

US3536547A Cited
US3775191A Cited
US4007474A Cited
US4027324A Cited
US4032957A Cited
US4032956A Cited
US4028155A Cited
US4063967A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-04-23 1982-10-23 1983-04-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-04-23 1986-10-23 1987-04-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-04-23 1990-10-23 1991-04-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag