Patent US4146779A successfully refreshed from Google Patents.
US4146779A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Display controller for time recorders and time actuators
Assignee: Osborne Hoffman Inc
•
Filing: 1977-02-28
•
Granted: 1979-03-27
•
Expires: 1997-02-28
Abstract
Abstract A display controller interacts with a plurality of time recorders and time actuators such that the display controller displays the time recorded in a plurality of time recorders, and controls the predetermined sequence of output states in a plurality of time actuators. Time recorders and time actuators of small size and low power consumption result from the use of this invention.
Inventors
- 👤 Paul W. Osborne
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 13:38
CPC Classifications
G; G04; G04G; G04G15/00; H; H03; H03K; H03K21/00; H03K21/18; H03K27/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
189 words
A device for recording the time of occurrence of an event and transmitting said time of occurrence over a single output line in binary serial format, one bit a time, comprising: (a) an input line over which a triggering signal is applied upon occurrence of an event, (b) a digital clock emitting clock pulses, (c) a counter generating shifting pulses and a trigger pulse each frame driven by clock pulses from said digital clock, (d) a shift register whose contents are shifted by shifting pulses from said counter, the length of the shift register being equal to one frame, (e) a pulse generator triggered by said counter generating a pulse each frame until halted by an external triggering signal upon occurrence of an event, (f) an adder driven by said pulse generator and said shift register and recirculating its output to said shift register thereby augmenting the count of pulses in said shift register until the occurrence of an event, and maintaining the count thereafter, (g) a single output line over which the content of said shift register is transmitted in binary serial format one bit at a time.
Claim 2
Independent Claim
189 words
A device for recording the time of occurrence of an event and transmitting said time of occurrence over a single output line in binary serial format, one bit a time, comprising: (a) an input line over which a triggering signal is applied upon occurrence of an event, (b) a digital clock emitting clock pulses, (c) a counter generating shifting pulses and a trigger pulse each frame driven by clock pulses from said digital clock, (d) a shift register whose contents are shifted by shifting pulses from said counter, the length of the shift register being equal to one frame, (e) a pulse generator triggered by said counter generating a pulse each frame until halted by an external triggering signal upon occurrence of an event, (f) an adder driven by said pulse generator and said shift register and recirculating its output to said shift register thereby augmenting the count of pulses in said shift register until the occurrence of an event, and maintaining the count thereafter, (g) a single output line over which the content of said shift register is transmitted in binary serial format one bit at a time.
Claim 3
Dependent Claim
85 words
A device used in combination with a plurality of time recorders of claim 1, said device receiving recorded time in binary serial format over a single line from any one of said time recorders, comprising: (a) a single input line providing means for receiving recorded time in binary serial format one bit at a time, (b) means for converting said binary serial signal into BCD format, and (c) a display driven by said BCD signals showing time recorded numerically in days, hours, minutes and seconds.
Claim 4
Dependent Claim
206 words
A time actuator providing level shifting signal means over a time actuation line at preprogrammed times, said preprogramming being provided over a single time load line, comprising: (a) said time load line providing means of presetting the count in a shift register, (b) a digital clock emitting clock pulses, (c) a counter generating shifting pulses and a trigger pulse each frame driven by clock pulses from said digital clock, (d) said shift register preset by serial pulses from the time load line, whose contents are shifted by shifting pulses from said counter, the length of the shift register being equal to one frame, (e) a pulse generator triggered by said counter generating a pulse each frame, (f) an adder driven by said pulse generator and said shift register and recirculating its output to said shift register thereby augmenting the count of pulses in said shift register until the shift register has been filled following which cycle time actuation is reached, (g) a second adder driven by said shift register and said first adder resulting in a reset pulse at the output of the second adder, and (h) a flip-flop having its state reset by a reset pulse from said second adder when time actuation is reached.
Claim 5
Dependent Claim
206 words
A time actuator providing level shifting signal means over a time actuation line at preprogrammed times, said preprogramming being provided over a single time load line, comprising: (a) said time load line providing means of presetting the count in a shift register, (b) a digital clock emitting clock pulses, (c) a counter generating shifting pulses and a trigger pulse each frame driven by clock pulses from said digital clock, (d) said shift register preset by serial pulses from the time load line, whose contents are shifted by shifting pulses from said counter, the length of the shift register being equal to one frame, (e) a pulse generator triggered by said counter generating a pulse each frame, (f) an adder driven by said pulse generator and said shift register and recirculating its output to said shift register thereby augmenting the count of pulses in said shift register until the shift register has been filled following which cycle time actuation is reached, (g) a second adder driven by said shift register and said first adder resulting in a reset pulse at the output of the second adder, and (h) a flip-flop having its state reset by a reset pulse from said second adder when time actuation is reached.
Claim 6
Dependent Claim
94 words
A time recorder in combination with a time actuator wherein both functions of time recording and time actuation are obtained comprising the elements of claim 3 and, (a) an input line over which a triggering signal is applied to said pulse generator upon occurrence of an event, (b) a single output line over which the content of said shift register is transmitted in binary serial format one bit at a time, and (c) means for recirculating contents of said shift register thereby maintaining recorded time in said shift register while simultaneously transmitting recorded time.
Claim 7
Dependent Claim
86 words
A device used in combination with a plurality of time actuators of claim 3, said device transmitting actuating time in binary serial format over a single connecting line to any one of said time actuators, comprising: (a) a selector panel for selecting said actuating time numerically in days, hours, minutes and seconds (b) means for converting said actuating time into binary serial format, and (c) a single output line for transmitting said actuating time one bit at a time to any one of said time actuators.
References Cited (Backward Citations)
US3656122A
Cited
US3636319A
Cited
US3798428A
Cited
US3986333A
Cited
US3883867A
Cited
US3967095A
Cited
US3984662A
Cited
US3971920A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-03-26 | 1982-09-25 | 1983-03-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-03-26 | 1986-09-25 | 1987-03-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-03-26 | 1990-09-25 | 1991-03-27 | $7700.00 | Window Closed / Lapsed |