Patent US4142483A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4142483A Expired / Lapsed US ⏱️ 0.0 years remaining

Operation timing control system for an internal combustion engine

Assignee: ZF International UK Ltd
•
Filing: 1977-06-07
•
Granted: 1979-03-06
•
Expires: 1997-06-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An internal combustion engine operation timing control uses a programmed read only memory to produce a multibit digital signal used to determine the instant of operation. There are two inputs to the ROM, one of which is from a speed counter and the other of which is from another engine parameter transducer. The digital output of the ROM is applied to a timing counter for conversion to a time duration by clocking out timing pulses. The same master clock is used for clocking both the speed counter and the timing counter, a frequency divider programmed in accordance with the 3MSBs of the speed counter is used to reduce the clock frequency as the count in counter increases during speed computation, the same divisor remaining in action during the timing operation.

Inventors

  • 👤 John M. Ironside

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 17:31
CPC Classifications
F; F02; F02P; F02P5/00; F02P5/04; F02P5/145; F02P5/15; F02D; F02D41/00; F02D41/24; F02D41/2406; F02D41/30; F02D41/32; F02D41/36; F02D41/365; F02B; F02B1/00; F02B1/02; F02B1/04; Y; Y02; Y02T; Y02T10/00; Y02T10/10; Y02T10/40

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 257 words
An operation timing control system for an internal combustion engine comprising an engine shaft position transducer driven by the engine and producing a train of pulses each marking a specific angular position of the engine shaft, a fixed frequency clock pulse generator, a counter for counting pulses from the clock pulse generator, an empirically programmed digital read only memory having one set of input terminals connected to said counter, a further set of input terminals connected to a further transducer circuit associated with the engine, and a set of output terminals, an output circuit connected to the output terminals of the memory and a control circuit connecting the clock to the counter and the output circuit and also connected to the transducer whereby the counter is clocked by the clock pulse generator for a part of the cycle determined by the transducer and the output circuit is clocked by the clock pulse generator for another part of the operating cycle, characterised in that the control circuit includes a programmable frequency dividing circuit connected to the clock pulse generator and having divisor control input terminals connected to selective output terminals of the counter, whereby during said one part of the operating cycle the frequency at which the counter is clocked is varied in accordance with the count state of the counter and during said other part of the operating cycle the output circuit is clocked at a fixed frequency determined by the count state of the counter at the end of said one part of the operating cycle.
Claim 2
Dependent Claim 257 words
An operation timing control system for an internal combustion engine comprising an engine shaft position transducer driven by the engine and producing a train of pulses each marking a specific angular position of the engine shaft, a fixed frequency clock pulse generator, a counter for counting pulses from the clock pulse generator, an empirically programmed digital read only memory having one set of input terminals connected to said counter, a further set of input terminals connected to a further transducer circuit associated with the engine, and a set of output terminals, an output circuit connected to the output terminals of the memory and a control circuit connecting the clock to the counter and the output circuit and also connected to the transducer whereby the counter is clocked by the clock pulse generator for a part of the cycle determined by the transducer and the output circuit is clocked by the clock pulse generator for another part of the operating cycle, characterised in that the control circuit includes a programmable frequency dividing circuit connected to the clock pulse generator and having divisor control input terminals connected to selective output terminals of the counter, whereby during said one part of the operating cycle the frequency at which the counter is clocked is varied in accordance with the count state of the counter and during said other part of the operating cycle the output circuit is clocked at a fixed frequency determined by the count state of the counter at the end of said one part of the operating cycle.
Claim 3
Dependent Claim 29 words
An operation timing control system as claimed in claim 1 in which said selective output terminals of the counter are the most significant bit output terminals of the counter.
Claim 4
Dependent Claim 45 words
An operation timing control system as claimed in claim 1 in which the programmable frequency dividing circuit comprises the combination of a binary counter and a data selector having its data input terminals connected to selected ones of the stage outputs of the binary counter.

References Cited (Backward Citations)

US3752139A Cited
US4034720A Cited
DE2522430A1 Cited
FR2289744A1 Cited
US4063539A Cited
US4068631A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-03-05 1982-09-04 1983-03-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-03-05 1986-09-04 1987-03-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-03-05 1990-09-04 1991-03-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag