← Back to Patent Explorer
US4140559A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of fabricating an improved substrate fed logic utilizing graded epitaxial deposition

Assignee: Harris Corp
•
Filing: 1977-12-29
•
Granted: 1979-02-20
•
Expires: 1997-12-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit having a substrate of a first conductivity type, a first layer of opposite conductivity type thereon and a second layer of said first conductivity type inversely graded on said first layer and including a heavily doped region adjacent the surface opposite said first layer. A ring of said opposite conductivity type extends through said second layer and partially into said first layer and a diffused region of said opposite conductivity type is in the surface of said second layer. The method of fabrication includes epitaxially forming said first layer on said substrate, expitaxially forming said second layer on said first layer having a decreasing impurity concentration from the P-N junction to the surface, forming said ring, nonselectively diffusing to increase the impurity concentration at the area adjacent the surface of said second layer and selectively diffusing to form said diffused surface region.

Inventors

  • 👤 Nicolaas W. Van Vonno

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 03:49
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0112; H10D84/0116; H10D84/02; H10D84/03; H10D84/038; H10D84/60; H10D84/65; H10D84/652; Y; Y10; Y10S; Y10S148/00; Y10S148/036; Y10S148/067; Y10S148/085; Y10S148/087; Y10S438/00; Y10S438/914; Y10S438/921; Y10S438/936

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 98 words
A method of fabricating an integrated circuit comprising: epitaxially forming on a substrate of a first conductivity type, a first layer of opposite conductivity type; epitaxially forming on said first layer a graded second layer of said first conductivity type of decreasing impurity concentration; forming a ring of said opposite conductivity type through said second layer and partially into said first layer; nonselectively diffusing impurities of said first conductivity type into the surface of said second layer; and selectively diffusing impurities of said opposite conductivity type into said second layer to form a surface region within said ring.
Claim 2
Independent Claim 98 words
A method of fabricating an integrated circuit comprising: epitaxially forming on a substrate of a first conductivity type, a first layer of opposite conductivity type; epitaxially forming on said first layer a graded second layer of said first conductivity type of decreasing impurity concentration; forming a ring of said opposite conductivity type through said second layer and partially into said first layer; nonselectively diffusing impurities of said first conductivity type into the surface of said second layer; and selectively diffusing impurities of said opposite conductivity type into said second layer to form a surface region within said ring.
Claim 3
Dependent Claim 49 words
The method of claim 1 wherein said second epitaxial step is performed to produce a substantially linear gradient from approximately 5 × 10 15 atoms per cubic centimeter at the boundary with said first layer to approximately 1 × 10 15 atoms per cubic centimeter at its opposite surface.
Claim 4
Dependent Claim 18 words
The method of claim 2 wherein said second epitaxial step is performed in a plurality of discrete steps.
Claim 5
Dependent Claim 17 words
The method of claim 2 wherein said second epitaxial step is performed using continuously varying impurity concentration.
Claim 6
Dependent Claim 31 words
The method of claim 2 wherein said nonselective diffusion is performed to produce a surface area having impurities in the range of 10 18 to 10 19 atoms per cubic centimeter.
Claim 7
Dependent Claim 40 words
The method of claim 1 wherein said first epitaxial layer has an impurity concentration less than said substrate and greater than said second epitaxial layer and said ring and surface region have impurity concentration greater than said first epitaxial layer.

References Cited (Backward Citations)

US3575741A Cited
US4056810A Cited
US3823353A Cited
US3922565A Cited
US3961351A Cited
US4064526A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-02-19 1982-08-21 1983-02-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-02-19 1986-08-21 1987-02-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-02-19 1990-08-21 1991-02-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag