← Back to Patent Explorer
US4135959A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of manufacture of flat panel display device

Assignee: Townsend and Townsend Khourie and Crew
•
Filing: 1977-03-23
•
Granted: 1979-01-23
•
Expires: 1997-03-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A large area integrated solid-state flat panel display is detailed in which thin film transistor addressing and drive circuitry is provided at each individual picture point with a display medium. The preferred display medium is an electroluminescent phosphor layer. An insulating layer of laminated photoresist is disposed over all electrical circuit elements except the electroluminescent drive electrodes.

Inventors

  • 👤 Fang-Chen Luo
  • 👤 Thomas P. Brody

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 11:45
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/14; G; G09; G09G; G09G3/00; G09G3/20; G09G3/22; G09G3/30; G09G3/32; G09G2300/00; G09G2300/08; G09G2300/0809; G09G2300/0842

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 277 words
Method of fabricating an electroluminescent display panel comprising an X-Y array of display elements each of which comprises integral thin film switching and control circuit elements disposed on an insulative panel substrate and interconnected by an orthogonal matrix of rows and columns of switching signal, information signal, and power signal buses which define the array of display elements and each display element including an individual electroluminescent electrode disposed on the substrate and electrically connected to the thin film switching and control circuit elements with an electrical insulation layer covering the circuit elements and the buses, and an electroluminescent phosphor layer disposed over the entire panel area in electrical contact with the electroluminescent electrodes and over the insulation layer, and a second common light transmissive electroluminescent electrode covering and contacting the phosphor layer, which method comprises; (a) depositing the interconnected array of thin film switching and control elements and signal buses, and the first electroluminescent electrode on the substrate by successive vacuum deposition of conductive metal, insulating metal oxide, and semiconductive material in patterns which define and interconnect the display elements; (b) applying a relatively thick laminated photopolymerizable insulator layer over the entire area of the panel over the deposited elements; (c) exposing to radiation the photopolymerizable insulator layer disposed over the thin film elements and the signal buses while not exposing the area over the first electroluminescent electrode to thereby polymerize the exposed portions; (d) removing the unexposed portions of the insulator layer to expose the first electroluminescent electrode; (e) depositing a layer of electroluminescent phosphor over the entire panel; (f) depositing a light transmissive conductive top electrode onto the top surface of the electroluminescent phosphor layer.
Claim 2
Dependent Claim 277 words
Method of fabricating an electroluminescent display panel comprising an X-Y array of display elements each of which comprises integral thin film switching and control circuit elements disposed on an insulative panel substrate and interconnected by an orthogonal matrix of rows and columns of switching signal, information signal, and power signal buses which define the array of display elements and each display element including an individual electroluminescent electrode disposed on the substrate and electrically connected to the thin film switching and control circuit elements with an electrical insulation layer covering the circuit elements and the buses, and an electroluminescent phosphor layer disposed over the entire panel area in electrical contact with the electroluminescent electrodes and over the insulation layer, and a second common light transmissive electroluminescent electrode covering and contacting the phosphor layer, which method comprises; (a) depositing the interconnected array of thin film switching and control elements and signal buses, and the first electroluminescent electrode on the substrate by successive vacuum deposition of conductive metal, insulating metal oxide, and semiconductive material in patterns which define and interconnect the display elements; (b) applying a relatively thick laminated photopolymerizable insulator layer over the entire area of the panel over the deposited elements; (c) exposing to radiation the photopolymerizable insulator layer disposed over the thin film elements and the signal buses while not exposing the area over the first electroluminescent electrode to thereby polymerize the exposed portions; (d) removing the unexposed portions of the insulator layer to expose the first electroluminescent electrode; (e) depositing a layer of electroluminescent phosphor over the entire panel; (f) depositing a light transmissive conductive top electrode onto the top surface of the electroluminescent phosphor layer.
Claim 3
Dependent Claim 49 words
The method set forth in claim 1, wherein the laminated photopolymerizable insulator layer is applied to the panel while carried on a planar support member, and is applied with pressure and heat to cover thin film elements and the signal buses, with the planar support member removed after exposure.
Claim 4
Dependent Claim 32 words
The method set forth in claim 1, wherein a thin layer of methylmethacrylate is applied over the phosphor layer to provide a smooth surface for deposition of the light transmissive common electrode.
Claim 5
Dependent Claim 29 words
The method set forth in claim 1, wherein a light transmissive faceplate is disposed over the light transmissive common electrode and peripherally hermetically sealed to the insulative panel substrate.

References Cited (Backward Citations)

US3274419A Cited
US3699374A Cited
US4042854A Cited
US4006383A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-01-22 1982-07-24 1983-01-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-01-22 1986-07-24 1987-01-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-01-22 1990-07-24 1991-01-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag