Patent US4134131A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4134131A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital video synchronizer

Assignee: RCA Corp
•
Filing: 1976-12-30
•
Granted: 1979-01-09
•
Expires: 1996-12-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A television signal synchronizer is provided in which non-synchronous signals are written into memory storage, while previously stored video signals are read-out of the memory storage synchronous with a local reference. A memory control circuit, responsive to the write and read ready signals, prevents the simultaneous reading and writing of the memory storage by generating memory control signals for reading stored video signals out of the memory at a periodic rate synchronous with the read signal, while generating write-into memory control signals at a non-periodic rate determined by the same read signal.

Inventors

  • 👤 Robert S. Hopkins, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 15:17
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/79; H04N9/87; H04N9/89; H04N9/896; H04N5/00; H04N5/04; H04N5/06; H04N5/067; H04N5/073; H04N5/0736; H04N5/08

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 231 words
A system for processing video information signals in which incoming video signals are written into memory storage means while previously stored video information signals are read out of said memory storage means, comprising: input means coupled to a source of incoming video information signals; first reference means coupled to said input means for generating a first reference signal synchronized with said incoming video information; first processing means coupled to said input means and to said first reference means for processing said video information signals in synchronism with said first reference signal prior to writing into said memory storage means; second reference means for generating a second reference signal; second processing means coupled to output means and to said second reference means for processing said stored video information signals read out of said storage means; memory control means coupled to said memory storage means and responsive to said first and second reference signals for generating periodic read control pulses being synchronous with said second reference signal and for generating non-periodic write control signals being determined by said second reference signals whereby said read control signal reads said stored video information out of said memory storage means at a periodic rate synchronous with said second reference signal while said write control signal writes said incoming video signal information into said memory storage means at a non-periodic rate determined by said second reference signal.
Claim 2
Independent Claim 231 words
A system for processing video information signals in which incoming video signals are written into memory storage means while previously stored video information signals are read out of said memory storage means, comprising: input means coupled to a source of incoming video information signals; first reference means coupled to said input means for generating a first reference signal synchronized with said incoming video information; first processing means coupled to said input means and to said first reference means for processing said video information signals in synchronism with said first reference signal prior to writing into said memory storage means; second reference means for generating a second reference signal; second processing means coupled to output means and to said second reference means for processing said stored video information signals read out of said storage means; memory control means coupled to said memory storage means and responsive to said first and second reference signals for generating periodic read control pulses being synchronous with said second reference signal and for generating non-periodic write control signals being determined by said second reference signals whereby said read control signal reads said stored video information out of said memory storage means at a periodic rate synchronous with said second reference signal while said write control signal writes said incoming video signal information into said memory storage means at a non-periodic rate determined by said second reference signal.
Claim 3
Dependent Claim 251 words
A television signal synchronizer in which incoming video signals are written into memory storage means while previously stored video signals are read out of said memory storage means, comprising: input means coupled to a source of incoming video information signals; input write clock means coupled to said input means for generating a write clock signal synchronized with said incoming video information; first sampling means coupled to said write clock for sampling said video information signal at a rate determined by said write clock signal prior to writing into said memory storage means, said input write clock means developing a ready-to-write signal at the completion of said sampling; output read clock means for generating a read clock signal; second sampling means coupled to output means and to said read clock for sampling said stored video information signals read out of said storage means, said output clock means developing a ready-to-read signal prior to said sampling; memory control means coupled to said memory storage means and responsive to said ready-to-write and said ready-to-read signals for generating periodic read control pulses being synchronous with said read clock signal and for generating non-periodic write control signals being determined by said read clock signal whereby said read control signal reads said stored video information out of said memory storage means at a periodic rate synchronous with said read clock signal while said write control signal writes said incoming video signal information into said memory storage means at a non-periodic rate determined by said read clock signal.
Claim 4
Dependent Claim 251 words
A television signal synchronizer in which incoming video signals are written into memory storage means while previously stored video signals are read out of said memory storage means, comprising: input means coupled to a source of incoming video information signals; input write clock means coupled to said input means for generating a write clock signal synchronized with said incoming video information; first sampling means coupled to said write clock for sampling said video information signal at a rate determined by said write clock signal prior to writing into said memory storage means, said input write clock means developing a ready-to-write signal at the completion of said sampling; output read clock means for generating a read clock signal; second sampling means coupled to output means and to said read clock for sampling said stored video information signals read out of said storage means, said output clock means developing a ready-to-read signal prior to said sampling; memory control means coupled to said memory storage means and responsive to said ready-to-write and said ready-to-read signals for generating periodic read control pulses being synchronous with said read clock signal and for generating non-periodic write control signals being determined by said read clock signal whereby said read control signal reads said stored video information out of said memory storage means at a periodic rate synchronous with said read clock signal while said write control signal writes said incoming video signal information into said memory storage means at a non-periodic rate determined by said read clock signal.
Claim 5
Dependent Claim 49 words
A television signal synchronizer according to claim 2 wherein said output read clock is synchronized to a source of local reference for developing a video output signal from said synchronizer which is synchronous with said local reference while said incoming video signal remains non-synchronous relative to said local reference.

References Cited (Backward Citations)

US3909839A Cited
US4007486A Cited
US4018990A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1982-01-08 1982-07-10 1983-01-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1986-01-08 1986-07-10 1987-01-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1990-01-08 1990-07-10 1991-01-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag