Patent US2368402A successfully refreshed from Google Patents.
US4133049A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory circuit arrangement utilizing one-transistor-per-bit memory cells
Assignee: NEC Corp
•
Filing: 1977-05-18
•
Granted: 1979-01-02
•
Expires: 1997-05-18
Abstract
Abstract A memory circuit arrangement employing one-transistor-per-bit memory cells in which differential sense amplifiers are utilized for detecting the state of the stored bits. First and second digit lines are arranged substantially parallel to and adjacent to each other and first and second parallel word lines are arranged substantially at right angles to the digit lines. Memory cells are connected at each cross point between the digit lines and the word lines.
Inventors
- 👤 Hajime Shirato
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 20:29
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/409; G11C11/4097
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
165 words
A memory circuit arrangement comprising a pair of first and second digit lines, first and second word lines intersecting with said pair of digit lines and forming cross-points therebetween, a first memory cell provided at the cross-point of said first digit line and said first word line and connected to said respective first lines, a second memory cell provided at the cross-point of said second digit line and said second word line and connected to said respective second lines, a sense amplifier, having terminals connected to said first and second digit lines for detecting the state of logic signals stored in said memory cells, first and second transfer gates coupled to said first and second word lines, respectively, said first transfer gate transferring an activation signal for activating said first word line and said second transfer gate transferring a signal complementary to said activation signal in polarity to said second word line, and selecting means for selectively controlling said first and second transfer gates simultaneously.
Claim 2
Dependent Claim
165 words
A memory circuit arrangement comprising a pair of first and second digit lines, first and second word lines intersecting with said pair of digit lines and forming cross-points therebetween, a first memory cell provided at the cross-point of said first digit line and said first word line and connected to said respective first lines, a second memory cell provided at the cross-point of said second digit line and said second word line and connected to said respective second lines, a sense amplifier, having terminals connected to said first and second digit lines for detecting the state of logic signals stored in said memory cells, first and second transfer gates coupled to said first and second word lines, respectively, said first transfer gate transferring an activation signal for activating said first word line and said second transfer gate transferring a signal complementary to said activation signal in polarity to said second word line, and selecting means for selectively controlling said first and second transfer gates simultaneously.
Claim 3
Dependent Claim
41 words
The memory circuit arrangement of claim 1 in which said first and second transfer gates transfer said activation signal and the complement of said activation signal to said first and second word lines respectively in response to a read command signal.
Claim 4
Dependent Claim
147 words
A memory circuit arrangement comprising at least a pair of first and second digit lines, first and second memory cells connected respectively to said first and second digit lines, said memory cells including means for storing incoming logic signals, gating means for applying incoming logic signals to said first and second digit lines and a sense amplifier having first and second differential input terminals connected respectively to said first and second digit lines, the sense amplifier including means for detecting the state of the logic signals stored in the memory cells, and gating means further including means responsive to a write command signal for simultaneously applying the true value of an incoming logic signal to said first digit line and to said first differential input terminal and the complement value of the incoming logic signal to said second digit line and to said second differential input terminal.
Claim 5
Dependent Claim
147 words
A memory circuit arrangement comprising at least a pair of first and second digit lines, first and second memory cells connected respectively to said first and second digit lines, said memory cells including means for storing incoming logic signals, gating means for applying incoming logic signals to said first and second digit lines and a sense amplifier having first and second differential input terminals connected respectively to said first and second digit lines, the sense amplifier including means for detecting the state of the logic signals stored in the memory cells, and gating means further including means responsive to a write command signal for simultaneously applying the true value of an incoming logic signal to said first digit line and to said first differential input terminal and the complement value of the incoming logic signal to said second digit line and to said second differential input terminal.
Claim 6
Dependent Claim
66 words
A memory circuit arrangement in accordance with claim 3 further including first and second word lines intersecting said digit lines, said first and second memory cells being respectively connected to said first and second word lines and gating means responsive to a read command signal for selectively applying an enabling signal to a predetermined one of the word lines and to the memory cell connected thereto.
Claim 7
Dependent Claim
136 words
A memory circuit arrangement comprising at least a pair of first and second digit lines, first and second word lines intersecting with said pair of digit lines and forming cross-points therebetween, a first memory cell provided at the cross-point of said first digit line and said first word line and connected to said respective first lines, a second memory cell provided at the cross-point of said second digit line and said second word line and connected to said respective second lines, a sense amplifier, having terminals connected to said first and second digit lines for detecting the state of logic signals stored in said memory cells, means for selecting a pair of said first and second word lines simultaneously, and means responsive to said selecting means for selecting one of said first and second word lines.
Claim 8
Dependent Claim
136 words
A memory circuit arrangement comprising at least a pair of first and second digit lines, first and second word lines intersecting with said pair of digit lines and forming cross-points therebetween, a first memory cell provided at the cross-point of said first digit line and said first word line and connected to said respective first lines, a second memory cell provided at the cross-point of said second digit line and said second word line and connected to said respective second lines, a sense amplifier, having terminals connected to said first and second digit lines for detecting the state of logic signals stored in said memory cells, means for selecting a pair of said first and second word lines simultaneously, and means responsive to said selecting means for selecting one of said first and second word lines.
Claim 9
Dependent Claim
40 words
The memory circuit arrangement of claim 5 further comprising a first reference cell connected to said first digit line and said second word line and a second reference cell connected to said second digit line and said first word line.
References Cited (Backward Citations)
US3882326A
Cited
US4031522A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1982-01-01 | 1982-07-03 | 1983-01-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1986-01-01 | 1986-07-03 | 1987-01-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1990-01-01 | 1990-07-03 | 1991-01-02 | $7700.00 | Window Closed / Lapsed |