Patent US4122359A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4122359A Expired / Lapsed US ⏱️ 0.0 years remaining

Memory protection arrangement

Assignee: Honeywell Inc
•
Filing: 1977-04-27
•
Granted: 1978-10-24
•
Expires: 1997-04-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A memory protection arrangement includes a primary power supply unit and a back-up battery. The back-up battery supplies maintenance energy to the memory itself, the battery being automatically effective whenever the primary power supply voltage decays to a value less than that of the battery. There is also provided apparatus which is responsive to a failure of the main power source to effect the application of a control signal to an input of the memory to disable the memory input from responding to spurious signals during a power-down condition.

Inventors

  • 👤 Ivars P. Breikss

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 20:49
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/14; G11C5/141; H; H02; H02J; H02J9/00; H02J9/04; H02J9/06

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 247 words
In a computer control system including a random access memory means, said memory means having address and data communication terminals and an enable terminal whereby to selectively enable the input to said address and data terminals, a protection means for protecting the input and content of said memory means, said protection means comprising: a primary power supply means connected to supply energizing power to said memory means, a back-up power supply means, means directly responsive to a fault condition in said primary power supply means for transferring energization of said memory means from said primary power supply means to said back-up power supply means, and control signal means for producing a control signal representative of the operating condition of said primary power supply means, said control signal means including a flip-flop circuit having an output terminal connected to said enable terminal of said memory means, said flip-flop circuit being responsive to a first signal derived from said primary power supply means indicative that said primary power supply means is operational to produce an enable signal for said memory means to enable said memory means to respond to signals applied to said address and data terminals, said flip-flop circuit being further responsive to a second signal derived from said primary power supply means indicative that said primary power supply means is not operational to produce a disable signal for said memory means to prevent said memory means from responding to signals applied to said address and data terminals.
Claim 2
Dependent Claim 247 words
In a computer control system including a random access memory means, said memory means having address and data communication terminals and an enable terminal whereby to selectively enable the input to said address and data terminals, a protection means for protecting the input and content of said memory means, said protection means comprising: a primary power supply means connected to supply energizing power to said memory means, a back-up power supply means, means directly responsive to a fault condition in said primary power supply means for transferring energization of said memory means from said primary power supply means to said back-up power supply means, and control signal means for producing a control signal representative of the operating condition of said primary power supply means, said control signal means including a flip-flop circuit having an output terminal connected to said enable terminal of said memory means, said flip-flop circuit being responsive to a first signal derived from said primary power supply means indicative that said primary power supply means is operational to produce an enable signal for said memory means to enable said memory means to respond to signals applied to said address and data terminals, said flip-flop circuit being further responsive to a second signal derived from said primary power supply means indicative that said primary power supply means is not operational to produce a disable signal for said memory means to prevent said memory means from responding to signals applied to said address and data terminals.
Claim 3
Dependent Claim 324 words
In a computer control system including a random access memory means, said memory means having address and data communication terminals and an enable terminal whereby to selectively enable the input to said address and data terminals, a protection means for protecting the input and content of said memory means, said protection means comprising: an energizing bus connected to supply energizing power to said memory means, a primary power supply means connected to supply said energizing power to said bus, a back-up power supply means, means directly responsive to a fault condition in said primary power supply means for effectively transferring the energization of said bus from said primary power supply means to energization thereof by said back-up power supply means, control signal means for producing a control signal representative of the operating condition of said primary power supply means, said control signal means including a flip-flop circuit having an output terminal connected to said enable terminal of said memory means, said flip-flop circuit being responsive to a first signal derived from said primary supply means indicative that said primary power supply means is operational to produce an enable signal at the output terminal thereof for application to said memory means to enable said memory means to respond to signals applied to said address and data terminals, said flip-flop circuit being further responsive to a second signal indicative that said primary power supply means is not operational to produce a disable signal at the output terminal thereof for application to said memory means to prevent said memory means from responding to signals applied to said address and data terminals, and means connecting said flip-flop circuit to said bus to be energized therefrom whereby said flip-flop circuit and said memory means are energized through said bus from said primary power supply means whenever said primary power supply means is operational, and from said back-up power supply means whenever said primary power supply means is not operational.
Claim 4
Dependent Claim 324 words
In a computer control system including a random access memory means, said memory means having address and data communication terminals and an enable terminal whereby to selectively enable the input to said address and data terminals, a protection means for protecting the input and content of said memory means, said protection means comprising: an energizing bus connected to supply energizing power to said memory means, a primary power supply means connected to supply said energizing power to said bus, a back-up power supply means, means directly responsive to a fault condition in said primary power supply means for effectively transferring the energization of said bus from said primary power supply means to energization thereof by said back-up power supply means, control signal means for producing a control signal representative of the operating condition of said primary power supply means, said control signal means including a flip-flop circuit having an output terminal connected to said enable terminal of said memory means, said flip-flop circuit being responsive to a first signal derived from said primary supply means indicative that said primary power supply means is operational to produce an enable signal at the output terminal thereof for application to said memory means to enable said memory means to respond to signals applied to said address and data terminals, said flip-flop circuit being further responsive to a second signal indicative that said primary power supply means is not operational to produce a disable signal at the output terminal thereof for application to said memory means to prevent said memory means from responding to signals applied to said address and data terminals, and means connecting said flip-flop circuit to said bus to be energized therefrom whereby said flip-flop circuit and said memory means are energized through said bus from said primary power supply means whenever said primary power supply means is operational, and from said back-up power supply means whenever said primary power supply means is not operational.
Claim 5
Dependent Claim 408 words
In a computer control system including a random access memory means, said memory means having address and data communication terminals and an enable terminal whereby to selectively enable the input to said address and data terminals, a protection means for protecting the input and content of said memory means, said protection means comprising: an energizing bus connected to supply energizing power to said memory means, a primary power supply means, a first unidirectional conductive device connecting said primary power supply means to said bus, a back-up power supply means, a second unidirectional conductive device connecting said back-up power supply means to said bus, said back-up power supply means having an output voltage slightly lower than that of said primary power supply means whereby to back-bias said second unidirectional conductive device whenever said primary power supply means is operational, said first unidirectional conductive device being back-biased and said second unidirectional conductive device being forwardly biased whenever said primary power supply means output voltage decreases to a value less than that of said back-up power supply means whereby to effect a transfer of the energization of said bus from said primary power supply means to said back-up power supply means upon such decrease in said output voltage from said primary power supply means, control signal means for producing a control signal representative of the operating condition of said primary power supply means, said control signal means including a flip-flop circuit having an output terminal connected to said enable terminal of said memory means, said flip-flop circuit being responsive to a first signal indicative that said primary power supply means is operational to produce an enable signal at the output terminal thereof for application to said memory means to enable said memory means to respond to signals applied to said address and data terminals, said flip-flop circuit being further responsive to a second signal indicative that said primary power supply means is not operative to produce a disable signal at the output terminal thereof for application to said memory means to prevent said memory means from responding to signals applied to said address and data terminals, and means connecting said flip-flop circuit to said bus to be energized therefrom whereby said flip-flop circuit and said memory means are energized through said bus from said primary power supply means whenever said primary supply means is operational, and from said back-up power supply means whenever said primary power supply means is not operational.
Claim 6
Dependent Claim 408 words
In a computer control system including a random access memory means, said memory means having address and data communication terminals and an enable terminal whereby to selectively enable the input to said address and data terminals, a protection means for protecting the input and content of said memory means, said protection means comprising: an energizing bus connected to supply energizing power to said memory means, a primary power supply means, a first unidirectional conductive device connecting said primary power supply means to said bus, a back-up power supply means, a second unidirectional conductive device connecting said back-up power supply means to said bus, said back-up power supply means having an output voltage slightly lower than that of said primary power supply means whereby to back-bias said second unidirectional conductive device whenever said primary power supply means is operational, said first unidirectional conductive device being back-biased and said second unidirectional conductive device being forwardly biased whenever said primary power supply means output voltage decreases to a value less than that of said back-up power supply means whereby to effect a transfer of the energization of said bus from said primary power supply means to said back-up power supply means upon such decrease in said output voltage from said primary power supply means, control signal means for producing a control signal representative of the operating condition of said primary power supply means, said control signal means including a flip-flop circuit having an output terminal connected to said enable terminal of said memory means, said flip-flop circuit being responsive to a first signal indicative that said primary power supply means is operational to produce an enable signal at the output terminal thereof for application to said memory means to enable said memory means to respond to signals applied to said address and data terminals, said flip-flop circuit being further responsive to a second signal indicative that said primary power supply means is not operative to produce a disable signal at the output terminal thereof for application to said memory means to prevent said memory means from responding to signals applied to said address and data terminals, and means connecting said flip-flop circuit to said bus to be energized therefrom whereby said flip-flop circuit and said memory means are energized through said bus from said primary power supply means whenever said primary supply means is operational, and from said back-up power supply means whenever said primary power supply means is not operational.
Claim 7
Dependent Claim 36 words
The protection means as set forth in claim 3 and wherein said means connecting said flip-flop circuit includes bias means for applying a bias signal derived from said bus to input terminals of said flip-flop circuit.

References Cited (Backward Citations)

US3859638A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-10-23 1982-04-24 1982-10-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-10-23 1986-04-24 1986-10-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-10-23 1990-04-24 1990-10-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag