Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
97 words
A method of allowing the same IC chip to be used in different digital watches with differing numbers of push buttons, which comprises: (a) providing circuitry to initialize the digital watch's logic to operate as a watch with a predetermined number of push buttons when batteries are inserted into the watch case, the batteries permitting a predetermined number of push buttons to be operable; and (b) providing circuitry to detect the depression of additional push buttons thereby causing the watch to function appropriately for the additional push buttons and permitting said additional push buttons to be operable.
Claim 2
Independent Claim
97 words
A method of allowing the same IC chip to be used in different digital watches with differing numbers of push buttons, which comprises: (a) providing circuitry to initialize the digital watch's logic to operate as a watch with a predetermined number of push buttons when batteries are inserted into the watch case, the batteries permitting a predetermined number of push buttons to be operable; and (b) providing circuitry to detect the depression of additional push buttons thereby causing the watch to function appropriately for the additional push buttons and permitting said additional push buttons to be operable.
Claim 3
Dependent Claim
22 words
The methd of claim 1 wherein depressing the two push buttons simultaneously initializes the logic in the same manner as applying power.
Claim 4
Dependent Claim
290 words
A logic circuit in a digital watch which allows the same integrated circuit chip which contains the watch's electronics to be used both in a watch having first and second pushbutton-actuated switches and in a watch having an additional pushbutton-actuated switch, said circuit comprising: an AND gate having first and second inputs respectively connected to said first and second switches, said AND gate also having an output; an inverter having an input and an output; a first NOR gate having a first input connected to the output of said AND gate, a second input, and an output connected to the input of said inverter; a bistable latch including second and third NOR gates, each having a pair of inputs and an output, with the output of each of said NOR gates being connected to a first one of the inputs of the other of said NOR gates, and with the output of said inverter being connected to the second one of the inputs of said second NOR gate; means for normally applying a first logic voltage to the second one of the inputs of said third NOR gate so as to set said latch in one of its stable states and thereby to place the integrated circuit chip in an operating mode compatible with operation under the control of said first and second pushbutton-actuated switches; and means for applying a second logic level voltage to said second input of said third NOR gate in response to actuation of said additional pushbutton-actuated switch, so as to set said latch in the other of its stable states and thereby to place said integrated circuit chip in an operating mode compatible with operation under the control of all three of said pushbutton-actuated switches.
Claim 5
Dependent Claim
290 words
A logic circuit in a digital watch which allows the same integrated circuit chip which contains the watch's electronics to be used both in a watch having first and second pushbutton-actuated switches and in a watch having an additional pushbutton-actuated switch, said circuit comprising: an AND gate having first and second inputs respectively connected to said first and second switches, said AND gate also having an output; an inverter having an input and an output; a first NOR gate having a first input connected to the output of said AND gate, a second input, and an output connected to the input of said inverter; a bistable latch including second and third NOR gates, each having a pair of inputs and an output, with the output of each of said NOR gates being connected to a first one of the inputs of the other of said NOR gates, and with the output of said inverter being connected to the second one of the inputs of said second NOR gate; means for normally applying a first logic voltage to the second one of the inputs of said third NOR gate so as to set said latch in one of its stable states and thereby to place the integrated circuit chip in an operating mode compatible with operation under the control of said first and second pushbutton-actuated switches; and means for applying a second logic level voltage to said second input of said third NOR gate in response to actuation of said additional pushbutton-actuated switch, so as to set said latch in the other of its stable states and thereby to place said integrated circuit chip in an operating mode compatible with operation under the control of all three of said pushbutton-actuated switches.
Claim 6
Dependent Claim
38 words
The logic circuit of claim 3 further comprising a capacitor and a resistor connected in series at a node between a reference voltage and ground, said node being connected to the second input of said first NOR gate.