Patent US4119958A successfully refreshed from Google Patents.
US4119958A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for achieving high accuracy performance from conventional tracking synchro to digital converter
Assignee: Kearfott Guidance and Navigation Corp
•
Filing: 1975-10-23
•
Granted: 1978-10-10
•
Expires: 1995-10-23
Abstract
Abstract A synchro to digital converter which has a programmable read only memory (prom) that operates under control of a feed back counter and register. The prom is programmed to generate a digital signal proportional to the converter's inherent systematic error. The data stored in the prom is empirically derived by running an error (input angle vs. output angle) curve on the uncompensated converter. The corrected error signal from the prom is converted to analog form by conventional digital to analog converter means and subtracted from the closed loop steering signal which is derived from an approximating network thereby increasing the converter output accuracy to within better than 2 arc minutes.
Inventors
- 👤 David Julian Simon
- 👤 Alfred Douglas Gronner
- 👤 Carl Cono Stella
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 14:48
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/48; H03M1/485
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
120 words
A synchro to digital converter having means to compensate for the inherent systematic converter error comprising; a source of input synchro analog signals; means for converting said input synchro analog signals to digital signals; means for deriving a first analog error signal representing the difference between said input synchro analog signals and the analog equivalent of said digital signals by approximating the synchro input signals with straight line approximations of non-linear sine and cosine functions; means for storing digital signals representative of the inherent systematic error and means for generating a second analog error signal representative of said stored digital signals; and means for combining said second error signal with said derived first error signal to correct for output error.
Claim 2
Dependent Claim
120 words
A synchro to digital converter having means to compensate for the inherent systematic converter error comprising; a source of input synchro analog signals; means for converting said input synchro analog signals to digital signals; means for deriving a first analog error signal representing the difference between said input synchro analog signals and the analog equivalent of said digital signals by approximating the synchro input signals with straight line approximations of non-linear sine and cosine functions; means for storing digital signals representative of the inherent systematic error and means for generating a second analog error signal representative of said stored digital signals; and means for combining said second error signal with said derived first error signal to correct for output error.
Claim 3
Dependent Claim
148 words
In an analog to digital converter comprising: (a) input means for coupling to a source of analog signals; and (b) means for converting the analog signals to digital output signals, said converting means including means for deriving an analog error signal representing the difference between the analog input and digital output signals, means to compensate for output error comprising: (c) means for storing the inherent systematic error of said converter and combining said inherent error with said derived error signal to correct for output error and enhance output accuracy wherein said means for storing and combining comprise a programmable read-only memory for storing the inherent systematic error of said converter and for generating a digital signal, means to convert said digital signal to analog correction signal and means to combine said analog correction signal with said derived error signal whereby the output error of said converter is reduced.
Claim 4
Dependent Claim
148 words
In an analog to digital converter comprising: (a) input means for coupling to a source of analog signals; and (b) means for converting the analog signals to digital output signals, said converting means including means for deriving an analog error signal representing the difference between the analog input and digital output signals, means to compensate for output error comprising: (c) means for storing the inherent systematic error of said converter and combining said inherent error with said derived error signal to correct for output error and enhance output accuracy wherein said means for storing and combining comprise a programmable read-only memory for storing the inherent systematic error of said converter and for generating a digital signal, means to convert said digital signal to analog correction signal and means to combine said analog correction signal with said derived error signal whereby the output error of said converter is reduced.
Claim 5
Dependent Claim
133 words
In an analog synchro to digital converter of the type in which the output digital angle signal is subtracted from the input analog signal to develop an error signal to adjust the digital angle signal so as to null the error, a method of obtaining more accurate digital output signals comprising: a) measuring for each of a plurality of incremental output signals the error between the input angle at the synchro shaft and the digital output angle; b) storing signals representative of said errors in a programmable read-only memory; c) coupling the address inputs of said programmable read-only memory to the digital output angle signal; d) converting the output of said programmable read-only memory to an analog signal; and e) subtracting said converted programmable read-only memory output signal from said converter error signal.
Claim 6
Dependent Claim
133 words
In an analog synchro to digital converter of the type in which the output digital angle signal is subtracted from the input analog signal to develop an error signal to adjust the digital angle signal so as to null the error, a method of obtaining more accurate digital output signals comprising: a) measuring for each of a plurality of incremental output signals the error between the input angle at the synchro shaft and the digital output angle; b) storing signals representative of said errors in a programmable read-only memory; c) coupling the address inputs of said programmable read-only memory to the digital output angle signal; d) converting the output of said programmable read-only memory to an analog signal; and e) subtracting said converted programmable read-only memory output signal from said converter error signal.
References Cited (Backward Citations)
US3555254A
Cited
US3641565A
Cited
US3668693A
Cited
US3705400A
Cited
US3911347A
Cited
US3906324A
Cited
US3855466A
Cited
US3898648A
Cited
US3976983A
Cited
US3917930A
Cited
US4001557A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-10-09 | 1982-04-10 | 1982-10-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-10-09 | 1986-04-10 | 1986-10-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-10-09 | 1990-04-10 | 1990-10-10 | $7700.00 | Window Closed / Lapsed |