← Back to Patent Explorer
US4114364A Expired / Lapsed US ⏱️ 0.0 years remaining

Driving pulse width controlling circuit for a transducer of an electronic timepiece

Assignee: Seiko Instruments Inc
•
Filing: 1977-01-28
•
Granted: 1978-09-19
•
Expires: 1997-01-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an analogue electronic timepiece having a transducer comprising a rotor, a stator and a driving coil, means is provided for supplying to the driving coil, periodic pulses of a selected width to drive the rotor. The width of the pulses is automatically controlled according to the load of the transducer so as to reduce power consumption and accordingly to increase the useful life of the battery by which power is supplied.

Inventors

  • 👤 Norio Takahashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 11:52
CPC Classifications
G; G04; G04C; G04C3/00; G04C3/14; G04C3/143; Y; Y10; Y10S; Y10S388/00; Y10S388/923; Y10S388/93

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 189 words
In an analogue electronic timepiece, the combination of a transducer comprising a rotor, a stator and a driving coil, means including a power source for periodically supplying to said driving coil electric pulses of a selected width to drive the rotor and means for automatically controlling the pulse width according to the load of the transducer and thereby reduce power comsumption, said pulse supplying means comprising two transducer driving inverters of which the outputs are connected respectively to opposite terminals of said driving coil, means supplying a clock signal, a first flip-flop having Q, Q and CL terminals, a second flip-flop having Q, CL and R terminals, a first NAND circuit having output terminal connected with one of said transducer driving inverters and three inputs connected respectively with said clock signal supply means, the Q terminal of said second flip-flop and the Q terminal of said first flip-flop, and a second NAND circuit having an output connected to the other transducer driving inverter and three inputs connected respectively with said clock signal supply means, said Q terminal of said second flip-flop and the Q terminal of said first flip-flop.
Claim 2
Dependent Claim 189 words
In an analogue electronic timepiece, the combination of a transducer comprising a rotor, a stator and a driving coil, means including a power source for periodically supplying to said driving coil electric pulses of a selected width to drive the rotor and means for automatically controlling the pulse width according to the load of the transducer and thereby reduce power comsumption, said pulse supplying means comprising two transducer driving inverters of which the outputs are connected respectively to opposite terminals of said driving coil, means supplying a clock signal, a first flip-flop having Q, Q and CL terminals, a second flip-flop having Q, CL and R terminals, a first NAND circuit having output terminal connected with one of said transducer driving inverters and three inputs connected respectively with said clock signal supply means, the Q terminal of said second flip-flop and the Q terminal of said first flip-flop, and a second NAND circuit having an output connected to the other transducer driving inverter and three inputs connected respectively with said clock signal supply means, said Q terminal of said second flip-flop and the Q terminal of said first flip-flop.
Claim 3
Dependent Claim 41 words
A combination according to claim 1, in which said pulse width controlling means comprises means for sensing the current of said driving coil and means for terminating the driving pulse applied to said coil when said current reaches a predetermined value.
Claim 4
Dependent Claim 43 words
A combination according to claim 2, in which said current sensing means comprises an MOS transistor connected between said transducer driving inverters and a power source and means for terminating the driving pulse when the current of said transistor reaches a saturation value.
Claim 5
Dependent Claim 38 words
A combination according to claim 3, in which the saturation current value of said transistor is lower than the value of the voltage of the power source divided by the direct current resistance of the transducer driving coil.

References Cited (Backward Citations)

US3812670A Cited
US3855781A Cited
US3969642A Cited
US3971204A Cited
US3892066A Cited
US3992868A Cited
US4011713A Cited
US4001808A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-09-18 1982-03-20 1982-09-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-09-18 1986-03-20 1986-09-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-09-18 1990-03-20 1990-09-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag