← Back to Patent Explorer
US4101349A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated injection logic structure fabricated by outdiffusion and epitaxial deposition

Assignee: Raytheon Co
•
Filing: 1976-10-29
•
Granted: 1978-07-18
•
Expires: 1996-10-29
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Merged transistor logic integrated circuit wherein the vertical transistor is formed by auto-doping an epitaxial silicon layer for an improved transistor doping profile. Further device improvements are achieved by the incorporation of Schottky diodes into the circuit.

Inventors

  • 👤 Bruce B. Roesner
  • 👤 Denis J. McGreivy

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 12:58
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0112; H10D84/0116; H10D84/02; H10D84/03; H10D84/038; H10W; H10W15/00; H10W15/01; H10W20/00; H10W20/01; H10W20/021

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 159 words
A method of fabricating an integrated circuit comprising the steps of (a) driving, into first and second spaced-apart regions in the surface of a first conductivity type semiconductor body, a second conductivity type dopant; (b) growing a first conductivity type epitaxial layer on said surface and auto-doping dopant from said spaced-apart regions in said semiconductor body to form corresponding first and second spaced-apart buried, second conductivity type regions in said epitaxial layer; (c) driving a second conductivity type dopant into the surface of said epitaxial layer to form first and second conductive regions extending from said last recited surface to said first and second buried regions, said second conductive region having an annular configuration and, together with said second buried region, forming a bucket-shaped region in said epitaxial layer; and (d) depositing electrical contacts on said epitaxial layer over said first and second conductive regions and over that portion of said epitaxial layer which is within said annular region.
Claim 2
Independent Claim 159 words
A method of fabricating an integrated circuit comprising the steps of (a) driving, into first and second spaced-apart regions in the surface of a first conductivity type semiconductor body, a second conductivity type dopant; (b) growing a first conductivity type epitaxial layer on said surface and auto-doping dopant from said spaced-apart regions in said semiconductor body to form corresponding first and second spaced-apart buried, second conductivity type regions in said epitaxial layer; (c) driving a second conductivity type dopant into the surface of said epitaxial layer to form first and second conductive regions extending from said last recited surface to said first and second buried regions, said second conductive region having an annular configuration and, together with said second buried region, forming a bucket-shaped region in said epitaxial layer; and (d) depositing electrical contacts on said epitaxial layer over said first and second conductive regions and over that portion of said epitaxial layer which is within said annular region.
Claim 3
Dependent Claim 31 words
The method of claim 1 characterized further in that said epitaxial layer growing step is controlled to produce a layer whose doping concentration is lower than that of said semiconductor body.
Claim 4
Dependent Claim 58 words
The method of claim 2 characterized further in that the step of driving dopant into the surface of said semiconductor body and the step of growing said epitaxial layer are controlled so that the doping concentration of the buried regions resulting therefrom is greater than that of the epitaxial layer but less than that of said semiconductor body.

References Cited (Backward Citations)

US3768150A Cited
US3823353A Cited
US3922565A Cited
US3909807A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-17 1982-01-16 1982-07-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-17 1986-01-16 1986-07-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-17 1990-01-16 1990-07-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag