Patent US3035261A successfully refreshed from Google Patents.
Patent US4099260A successfully refreshed from Google Patents.
US4099260A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bipolar read-only-memory unit having self-isolating bit-lines
Assignee: AT&T Inc
•
Filing: 1976-09-20
•
Granted: 1978-07-04
•
Expires: 1996-09-20
Abstract
Abstract A semiconductor read-only-memory (ROM) unit fabricated in large-scale-integrated form utilizing the formation of self-isolating bit-line surface regions of one conductivity type directly in a bulk region of the opposite conductivity type. Channel-stop regions of the same conductivity type as the bulk region are formed in the spaces between bit-line regions. Metallic word-lines overlying and orthogonal to the bit-line regions are formed, separated from the bit-line regions by an insulating layer. The memory cell comprises a single Schottky diode. Such a diode is made or not at each word-line/bit-line crossover location depending respectively on whether or not an aperture is formed in the insulating layer during fabrication to permit the word-line to contact a lightly doped portion of the bit-line. ROM units formed by this method are characterized by small area, high speed, low power dissipation and low cost.
Inventors
- 👤 Dennis Joseph Lynes
- 👤 Peter Theodore Panousis
- 👤 Robert Leonard Pritchett
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 06:20
CPC Classifications
G; G11; G11C; G11C17/00; G11C17/06; H; H10; H10B; H10B20/00; H10B20/10; Y; Y10; Y10S; Y10S257/00; Y10S257/926
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
270 words
In an integrated circuit read-only-memory unit for storing information in binary form including a semiconductor body having a plurality of highly doped channels forming multiple spaced-apart bit lines, and a plurality of spaced-apart metallic word lines overlying said body and insulated therefrom and orthogonally disposed to said bit lines, each one of said bit lines being interconnected by a separate Schottky diode to any selected ones of said word lines in accordance with the information stored in said memory; a semiconductor body having (1) a plurality of parallel spaced-apart surface regions of one conductivity type supported within a bulk portion of the opposite conductivity type to form multiple bit lines, each of the regions providing a plurality of regularly spaced-apart memory cell positions dispersed along the longitudinal extent of the bit line, (2) channel-stop surface regions of the same conductivity type as the bulk portions in the spaces between said first-mentioned regions, and (3) at least one surface portion in each of said first-mentioned regions of the same conductivity type but of higher conductivity to enhance the conductivity of said bit lines, a selectively apertured insulating layer overlying the semiconductor body, the apertures in said layer overlying selected ones of regularly spaced-apart memory cell positions, and a plurality of parallel spaced-apart metallic word lines disposed on said insulating layer orthogonal to said bit lines at said memory cell positions to form Schottky diodes wherever portions of said metallic lines extend through apertures in said layer to contact said bit lines, the pattern of apertures corresponding to the particular specified group of information words designed to be stored in said unit.
Claim 2
Dependent Claim
270 words
In an integrated circuit read-only-memory unit for storing information in binary form including a semiconductor body having a plurality of highly doped channels forming multiple spaced-apart bit lines, and a plurality of spaced-apart metallic word lines overlying said body and insulated therefrom and orthogonally disposed to said bit lines, each one of said bit lines being interconnected by a separate Schottky diode to any selected ones of said word lines in accordance with the information stored in said memory; a semiconductor body having (1) a plurality of parallel spaced-apart surface regions of one conductivity type supported within a bulk portion of the opposite conductivity type to form multiple bit lines, each of the regions providing a plurality of regularly spaced-apart memory cell positions dispersed along the longitudinal extent of the bit line, (2) channel-stop surface regions of the same conductivity type as the bulk portions in the spaces between said first-mentioned regions, and (3) at least one surface portion in each of said first-mentioned regions of the same conductivity type but of higher conductivity to enhance the conductivity of said bit lines, a selectively apertured insulating layer overlying the semiconductor body, the apertures in said layer overlying selected ones of regularly spaced-apart memory cell positions, and a plurality of parallel spaced-apart metallic word lines disposed on said insulating layer orthogonal to said bit lines at said memory cell positions to form Schottky diodes wherever portions of said metallic lines extend through apertures in said layer to contact said bit lines, the pattern of apertures corresponding to the particular specified group of information words designed to be stored in said unit.
Claim 3
Dependent Claim
25 words
A combination as in claim 1 wherein said bit-line regions comprise ion-implanted n - regions formed in and near the top surface of said substrate.
Claim 4
Dependent Claim
15 words
A combination as in claim 2 wherein said channel-stop regions comprise ion-implanted p + regions.
Claim 5
Dependent Claim
16 words
A combination as in claim 3 wherein said high conductivity portions comprise diffused n + regions.
Claim 6
Dependent Claim
28 words
A combination as in claim 4 wherein said insulating layer comprises a silicon dioxide film on said substrate and a silicon nitride film on said silicon dioxide film.
Claim 7
Dependent Claim
53 words
A combination as in claim 5 wherein said metallic lines each comprise platinum silicide regions in said apertures in contact with said bit-line regions, a titanium film on said insulating layer interconnecting any platinum silicide regions lying thereunder, a platinum film on said titanium film, and a gold film on said platinum film.
Claim 8
Dependent Claim
37 words
A combination as in claim 4 wherein said surface portions of higher conductivity to enhance the conductivity of said bit lines comprises two such portions located adjacent to and within the longitudinal edges of said bit lines.
Claim 9
Independent Claim
152 words
A method for fabricating a small-area ROM unit in LSI form comprising the steps of forming a semiconductor body having a plurality of parallel spaced-apart surface regions of one conductivity type supported within a bulk portion of the opposite conductivity type to form multiple bit lines, forming channel-stop surface regions of the same conductivity type as the bulk portions in the spaces between said first-mentioned regions, and forming at least one surface portion of the same conductivity type in each of said first-mentioned regions but of higher conductivity to enhance the conductivity of said bit lines, depositing a selectively apertured insulating layer overlying the semiconductor body. and forming a plurality of parallel spaced-apart metallic word lines disposed on said insulating layer orthogonal to said bit lines at said memory cell positions to form Schottky diodes wherever portions of said metallic lines extend through apertures in said layer to contact said bit lines.
Claim 10
Independent Claim
152 words
A method for fabricating a small-area ROM unit in LSI form comprising the steps of forming a semiconductor body having a plurality of parallel spaced-apart surface regions of one conductivity type supported within a bulk portion of the opposite conductivity type to form multiple bit lines, forming channel-stop surface regions of the same conductivity type as the bulk portions in the spaces between said first-mentioned regions, and forming at least one surface portion of the same conductivity type in each of said first-mentioned regions but of higher conductivity to enhance the conductivity of said bit lines, depositing a selectively apertured insulating layer overlying the semiconductor body. and forming a plurality of parallel spaced-apart metallic word lines disposed on said insulating layer orthogonal to said bit lines at said memory cell positions to form Schottky diodes wherever portions of said metallic lines extend through apertures in said layer to contact said bit lines.
Claim 11
Dependent Claim
30 words
A method as in claim 8 wherein each of said first- and second-recited forming steps comprises an ion implantation step and wherein said third-recited forming step comprises a diffusion step.
References Cited (Backward Citations)
US3774170A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-07-03 | 1982-01-02 | 1982-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-07-03 | 1986-01-02 | 1986-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-07-03 | 1990-01-02 | 1990-07-04 | $7700.00 | Window Closed / Lapsed |