US4099253A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Random access memory with bit or byte addressing capability
Assignee: Micron Technology Inc
•
Filing: 1976-09-13
•
Granted: 1978-07-04
•
Expires: 1996-09-13
Abstract
Abstract Disclosed is a random access memory particularly adapted for use in a programmable controller or other similar application wherein some data is preferably handled in the form of multi-bit words or bytes and other data is preferably handled in the form of single bits (one-bit words). The memory is comprised of at least one bank of chips or similar memory units each capable of storing one bit at each of a plurality (2 N ) of locations addressed through N address terminals. Through the agency of control signals, the chips of the bank may be accessed either in parallel to read or write a multi-bit word or individually to read or write a single bit.
Inventors
- 👤 Philip G. Dooley, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 03:59
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/05; G05B19/052; G06; G06F; G06F12/00; G06F12/02; G06F12/04; G05B2219/00; G05B2219/10; G05B2219/15; G05B2219/15127
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
227 words
A random access memory operable in either a "word mode" in which a plurality of bit locations are accessed in parallel during a memory cycle or a "bit mode" in which one bit location is accessed during a memory cycle, said memory comprising: a plurality P of bit storage units each having 2 N addressable bit locations at each of which locations one bit may be stored, each of said bit storage units having N address terminals to which a set of N binary signals may be supplied to selectively address any one of its bit locations, a plurality N of bit location address lines, unit addressing means for addressing any selected one of said storage units, means responsive to a "word mode" control signal for simultaneously enabling all P of said bit storage units and for at the same time simultaneously supplying the set of bit location address signals appearing on said address lines to the address terminals all P of said storage units to gain parallel access to a plurality P of bit locations, and means responsive to a "bit mode" control signal for causing only the one of said storage units selected by said unit addressing means to be simultaneously enabled and supplied with the set of bit location address signals appearing on said address lines to gain access to only one bit location.
Claim 2
Dependent Claim
227 words
A random access memory operable in either a "word mode" in which a plurality of bit locations are accessed in parallel during a memory cycle or a "bit mode" in which one bit location is accessed during a memory cycle, said memory comprising: a plurality P of bit storage units each having 2 N addressable bit locations at each of which locations one bit may be stored, each of said bit storage units having N address terminals to which a set of N binary signals may be supplied to selectively address any one of its bit locations, a plurality N of bit location address lines, unit addressing means for addressing any selected one of said storage units, means responsive to a "word mode" control signal for simultaneously enabling all P of said bit storage units and for at the same time simultaneously supplying the set of bit location address signals appearing on said address lines to the address terminals all P of said storage units to gain parallel access to a plurality P of bit locations, and means responsive to a "bit mode" control signal for causing only the one of said storage units selected by said unit addressing means to be simultaneously enabled and supplied with the set of bit location address signals appearing on said address lines to gain access to only one bit location.
Claim 3
Dependent Claim
102 words
A random access memory as defined in claim 1 further characterized by a data bus having P lines, means responsive to said "word mode" signal for electrically connecting each of said P lines of said data bus to a respectively associated one of said storage units to transfer a P bit word between said data bus and said storage units, and means responsive to said "bit mode" signal for electrically connecting one of said lines of said data bus to all of said storage units to transfer a one-bit word between said data bus and the enabled one of said storage units.
Claim 4
Dependent Claim
245 words
A random access memory as defined in claim 1 further characterized by each of said storage units having a data input terminal, a data output terminal, a unit enable terminal and a write terminal, and each of said storage units being of the type that when enabled by an enabling signal applied to its enable terminal the bit stored at the bit location addressed by the bit location address signals applied to its address terminals appears at its data output terminal and is updated by the bit appearing at its input terminal during the appearance of a write signal at its write terminal, a data bus having P lines, means responsive to said "word mode" signal for electrically connecting each of said P lines of said data bus to the data/input terminal of a respectively associated one of said storage units, means responsive to said "bit mode" signal for electrically connecting one of said P lines of said data bus to the data input terminals of all of said storage units, means responsive to said "word mode" signal and an output enabling control signal for electrically connecting said P lines of said data bus to their respectively associated data output terminals of said storage units, and means responsive to the simultaneous occurrence of said "bit mode" signal and said output enabling control signal for electrically connecting one of said lines of said data bus to the data output terminals of all of said memory units.
Claim 5
Dependent Claim
49 words
A random access memory as defined in claim 1 further characterized by said unit addressing means including a decoder for decoding a plurality of unit select signals appearing on a corresponding plurality of control lines into a one out of P signal selecting an associated one of said units.
Claim 6
Dependent Claim
132 words
A random access memory as defined in claim 1 further characterized by means continuously connecting said bit location address lines in parallel to corresponding ones of said address terminals of all P of said storage units so that whenever bit location address signals appear on said address lines all P of said storage units are identically and concurrently addressed by such bit location address signals, and by said means responsive to a "bit mode" control signal for causing only the one of said storage units selected by said unit addressing means to be simultaneously enabled and supplied with the set of bit location address signals appearing on said address lines comprising means responsive to a "bit word" control signal for enabling only the one storage unit addressed by said unit addressing means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-07-03 | 1982-01-02 | 1982-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-07-03 | 1986-01-02 | 1986-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-07-03 | 1990-01-02 | 1990-07-04 | $7700.00 | Window Closed / Lapsed |