Malfunction detection system for a programmable controller

Claim 2

In a programmable controller having a memory which stores a control program that is continuously and repeatedly executed to direct a logic unit to operate operating devices on a controlled system in response to the logic states of sensing devices on the controlled system, the improvement therein comprising a diagnostic module for periodically checking the operation of said programmable controller while it is on line, said diagnostic module including means for periodically operating said logic unit in a prescribed pattern, said means including a first set of instructions stored in said memory with the control program which directs the logic unit to operate an output in a prescribed pattern, means for detecting deviations in the operation of said logic unit from said prescribed pattern including a second set of instructions stored in said memory which direct the logic unit to examine the logic state of said output, and a diagnostic register for indicating a malfunction when a deviation is detected, wherein the execution of said first and second set of instructions are interleaved with the execution of the control program instructions.

Claim 3

The improvement as recited in claim 1 in which said programmable controller includes an output interface rack which delivers power to the operating devices on said controlled system when enabled and disabling means coupled to said diagnostic register for disabling the output interface rack when a malfunction is detected.

Claim 4

The improvement as recited in claim 1 which includes means comprising in part a third set of instructions for directng the logic unit to examine the condition of a pair of mutually exclusive events, and a fourth instruction which indicates a malfunction to said diagnostic register when the results of said examinations directed by said third set of instructions indicate that said mutually exclusive events have occurred concurrently.

Claim 5

In a programmable controller having a memory which stores a control program that directs the programmable controller to operate a controlled system having sensing devices which connect with addressable input circuits on the programmable controller and having operating devices which connect to addressable output circuits on the programmable controller, the improvement therein comprising a monitor module having inputs which connect to selected elements of said programmable controller; having means for periodically generating a reset signal; having a set of flip-flops, each with a first input terminal coupled to a corresponding one of said monitor module inputs and a second input terminal connected to receive said reset signal; having a set of gates, each with a first input connected to the output of a corresponding one of said flip-flops and a second input connected to receive said reset signal; and having a latching circuit which connects to the output of said gates, wherein said flip-flops are periodically set by said reset signal in a first state and are reset by a change in the logic state at their associated monitor module input, and wherein said flip-flop first state is gated to said latching circuit by its associated gate to indicate a malfunction if the flip-flop is not reset in its other state prior to the application of a subsequent reset signal to said gate.

Claim 6

In a programmable controller having a memory which stores a control program that directs the programmable controller to operate a controlled system having sensing devices which connect with addressable input circuits on the programmable controller and having operating devices which connect to addressable output circuits on the programmable controller, the improvement therein comprising a monitor module having inputs which connect to selected elements of said programmable controller; having means for periodically generating a reset signal; having a set of flip-flops, each with a first input terminal coupled to a corresponding one of said monitor module inputs and a second input terminal connected to receive said reset signal; having a set of gates, each with a first input connected to the output of a corresponding one of said flip-flops and a second input connected to receive said reset signal; and having a latching circuit which connects to the output of said gates, wherein said flip-flops are periodically set by said reset signal in a first state and are reset by a change in the logic state at their associated monitor module input, and wherein said flip-flop first state is gated to said latching circuit by its associated gate to indicate a malfunction if the flip-flop is not reset in its other state prior to the application of a subsequent reset signal to said gate.