Patent US3840271A successfully refreshed from Google Patents.
Patent US4092601A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4092601A Expired / Lapsed US ⏱️ 0.0 years remaining

Code tracking signal processing system

Assignee: Charles Stark Draper Laboratory Inc
•
Filing: 1976-06-01
•
Granted: 1978-05-30
•
Expires: 1996-06-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A code tracking signal processing system for tracking a coded signal of the pseudo-random-noise, or PRN, type wherein a time shift comparison is made of the input coded signal and a pair of time estimated coded feedback signals which represent an estimate of the coded input signal which has been advanced and delayed, respectively, by the same specified time shift. An effective error signal is formed from the time shift comparison signals and supplied to a digital integration means, such as an up-down counter, to generate a pair of control signals. The control signals control the pulse rate of a pulsed clock signal in accordance with the time shift error between the estimated code signal and the input code signal. The controlled pulse rate signal is then used to generate the advanced and delayed feedback signals and to produce a coded signal which is in effect locked into time synchronism with the input coded signal.

Inventors

  • 👤 William H. Lee
  • 👤 Duncan B. Cox, Jr.

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 08:05
CPC Classifications
H; H04; H04B; H04B7/00; H04B7/14; H04B7/15; H04B7/204; H04B7/216; H04L; H04L7/00; H04L7/04; H04L7/041; H04L7/043

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 216 words
A system for processing an input pseudo-random-noise coded signal comprising a time-shift error sensing means responsive to said input pseudo-random-noise coded signal and to first and second pseudo-random-noise coded feedback signals having first and second time shifts, respectively, said first and second pseudo-random-noise coded feedback signals having an average time shift which is the average of said first and second time shifts, said error sensing means producing an error signal which is proportional to the time difference between said average time shift and the time shift of said input signal and which at any instant of time assumes one of a plurality of different values such that the time average of said error signal represents said time difference; means responsive to said error signal for digitally integrating said error signal and for generating a control signal which is a function of said digitally integrated error signal; means responsive to said control signal and to a pulsed clock signal for controllably changing the number of pulses in said pulsed clock signal to produce an intermediate signal having a controlled pulse rate; and means responsive to said intermediate signal for producing said first and second pseudo-random-noise coded feedback signals and for producing a third pseudo-random-noise coded signal which is driven toward time synchronism with said input coded signal.
Claim 2
Independent Claim 216 words
A system for processing an input pseudo-random-noise coded signal comprising a time-shift error sensing means responsive to said input pseudo-random-noise coded signal and to first and second pseudo-random-noise coded feedback signals having first and second time shifts, respectively, said first and second pseudo-random-noise coded feedback signals having an average time shift which is the average of said first and second time shifts, said error sensing means producing an error signal which is proportional to the time difference between said average time shift and the time shift of said input signal and which at any instant of time assumes one of a plurality of different values such that the time average of said error signal represents said time difference; means responsive to said error signal for digitally integrating said error signal and for generating a control signal which is a function of said digitally integrated error signal; means responsive to said control signal and to a pulsed clock signal for controllably changing the number of pulses in said pulsed clock signal to produce an intermediate signal having a controlled pulse rate; and means responsive to said intermediate signal for producing said first and second pseudo-random-noise coded feedback signals and for producing a third pseudo-random-noise coded signal which is driven toward time synchronism with said input coded signal.
Claim 3
Dependent Claim 17 words
A system in accordance with claim 1, wherein said digital integrating means is a digital counter means.
Claim 4
Dependent Claim 86 words
A system in accordance with claim 2 wherein said time-shift error sensing means comprises a first time-shift comparison means responsive to said input coded signal and to said first coded feedback signal for producing a first comparison signal representing the time shift therebetween; a second time-shift comparison means responsive to said input signal and to said second coded feedback signal for producing a second comparison signal representing the time shift therebetween; and means for combining said first and second comparison signals to produce said error signal.
Claim 5
Dependent Claim 66 words
A system in accordance with claim 2 wherein said time-shift error sensing means comprises means for combining said first coded feedback signal and said second coded feedback signal to produce a combined coded signal; time-shift comparison means responsive to said input coded signal and to said combined coded signal for producing a comparison signal representing the time shift therebetween, said comparison signal being said error signal.
Claim 6
Dependent Claim 16 words
A system in accordance with claim 3 wherein said digital counter means is an up-down counter.
Claim 7
Dependent Claim 22 words
A system in accordance with claim 5 wherein said first and second time-shift comparison means are first and second exclusive-OR elements, respectively.
Claim 8
Dependent Claim 57 words
A system in accordance with claim 6 wherein said combining means is a third exclusive-OR element; said up-down counter means having an up-down count input and an enable-disable input, the signal from said first exclusive-OR element being supplied to said up-down count input and the signal from said third exclusive-OR element being supplied to said enable-disable input.
Claim 9
Dependent Claim 19 words
A system in accordance with claim 1 and further including a threshold detector for providing said input coded signal.
Claim 10
Dependent Claim 42 words
A system in accordance with claim 1 wherein said coded feedback signal producing means includes a dividing counter means for dividing the pulse rate of said intermediate signal by an integral factor selected to produce the frequency of the input coded signal.
Claim 11
Dependent Claim 65 words
A system in accordance with claim 1 wherein said means for producing said first and second pseudo-random-noise coded feedback signals includes means for producing a first digital waveform; and means for producing a second digital waveform identical with said first digital waveform but shifted in time with respect thereto, said first and second digital waveforms respectively providing said first and second pseudo-random-noise coded feedback signals.
Claim 12
Dependent Claim 29 words
A system in accordance with claim 10 wherein said first and second digital waveforms are pseudo-random-noise codes identical with the pseudo-random-noise code by which said input signal is coded.
Claim 13
Dependent Claim 18 words
A system in accordance with claim 11 wherein said digital integrating means is a digital up-down counter means.
Claim 14
Dependent Claim 53 words
A system in accordance with claim 12 and further including a clock for providing a clock signal having a frequency higher by a first integral factor than the frequency of said pseudo-random-noise code of said first and second digital waveforms, said clock signal being provided to increment and decrement said up-down counter means.
Claim 15
Dependent Claim 43 words
A system in accordance with claim 13 wherein said coded feedback signal producing means includes a dividing counter means for dividing the pulse rate of said intermediate signal by a second integral factor selected to produce the frequency of said input coded signal.
Claim 16
Dependent Claim 17 words
A system in accordance with claim 14 wherein said first and second integral factors are the same.

References Cited (Backward Citations)

US3305636A Cited
US3626298A Cited
US3665472A Cited
US3741655A Cited
US3938052A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-05-29 1981-11-28 1982-05-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-05-29 1985-11-28 1986-05-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-05-29 1989-11-28 1990-05-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag