Means for controlling the gate potential of MNOS transistors in a memory

Claim 2

An electrical information storage device comprising: (a) an integrated circuit chip comprising a substrate and electrical circuitry on the substrate, said electrical circuitry comprising metal-nitride-oxide-silicon (MNOS) transistors, means for applying a reference potential to said substrate, conductive pad means for applying potentials of one polarity relative to the reference potential to said electrical circuitry, said conductive pad means comprising a conductive pad, protective device means connected between said conductive pad and said substrate for becoming conductive if the conductive pad to which it is connected obtains a potential having a polarity opposite to said one polarity; and (b) control means for controlling the potential at the gate electrodes of said MNOS transistors comprising, a first and a second input node, means for applying said reference potential and a potential of said one polarity respectively to said first and second input nodes, a resistor connected in series with a capacitor between said first and second input nodes, an output node at the junction of said resistor and capacitor, means for connecting said output node to said gate electrodes of said MNOS transistor, and means for insulating said output node and gate electrode from said substrate, wherein when the potential on said first and second input node is changed to the potential of said one polarity and said reference potential, respectively, the potential at the output node obtains a potential of said one or said opposite polarity in dependence on the potentials applied to the input nodes.

Claim 3

A storage device as claimed in claim 1 wherein said electrical circuitry comprises a latching circuit comprising a first pair of MOS transistors having their drain and gate electrodes cross-connected, a second pair of MOS transistors having their gates connected together, their drains connected together, their gates and drains connected with each other, and their sources connected with the drains of said first pair of MOS transistors, a pair of MNOS transistors each having its source and drain electrode connected in parallel with the source and drain electrodes of a respective one of said second pair of MOS transistors.

Claim 4

A storage device according to claim 1 in which said means for applying a reference potential to the substrate comprises a conductive pad connected to the substrate.

Claim 5

A storage device according to claim 1 in which the protection device means comprises a diode.

Claim 6

A storage device according to claim 1 in which said electrical circuitry of the integrated circuit chip has a pair of input nodes, an output node, means for impressing the state of the input nodes on to the transistors, and an output node which indicates whether the state of the input nodes and the state of the transistors are the same or different.

Claim 7

A storage device according to claim 1 in which the electrical circuitry of the integrated circuit chip has variable threshold transistors each having a channel region which has an area which is increased so as to give an enhanced capacitance between the gate and the channel of each transistor.

Claim 8

A storage device according to claim 1 in which the resistor is separate from the integrated circuit chip.

Claim 9

An electrical information storage device comprising: (a) an integrated circuit chip comprising a substrate and electrical circuitry on the substrate, said electrical circuitry comprising metal-nitride-oxide-silicon (MNOS) transistors interconnected with metal-oxide-silicon (MOS) transistors, means for applying a reference potential to said substrate, conductive pad means for applying potentials of one polarity relative to the reference potential to said electrical circuitry, said conductive pad means comprising a conductive pad, protective device means connected between said conductive pad and said substrate for becoming conductive if the conductive pad to which it is connected obtains a potential having a polarity opposite to said one polarity; and (b) control means for controlling the potential at the gate electrodes of said MNOS transistors comprising, a first and a second input node, means for applying said reference potential and a potential of said one polarity respectively to said first and second input nodes, a resistor connected in series with a capacitor between said first and second input nodes, an output node at the junction of said resistor and capacitor, means for connecting said output node to said gate electrodes of said MNOS transistor, and means for insulating said output node and gate electrode from said substrate, wherein when the potential on said first and second input node is changed to the potential of said one polarity and said reference potential, respectively, the potential at the output node obtains a potential of said one or said opposite polarity in dependence on the potentials applied to the input nodes.

Claim 10

An electrical information storage device comprising: (a) an integrated circuit chip comprising a substrate and electrical circuitry on the substrate, said electrical circuitry comprising metal-nitride-oxide-silicon (MNOS) transistors interconnected with metal-oxide-silicon (MOS) transistors, means for applying a reference potential to said substrate, conductive pad means for applying potentials of one polarity relative to the reference potential to said electrical circuitry, said conductive pad means comprising a conductive pad, protective device means connected between said conductive pad and said substrate for becoming conductive if the conductive pad to which it is connected obtains a potential having a polarity opposite to said one polarity; and (b) control means for controlling the potential at the gate electrodes of said MNOS transistors comprising, a first and a second input node, means for applying said reference potential and a potential of said one polarity respectively to said first and second input nodes, a resistor connected in series with a capacitor between said first and second input nodes, an output node at the junction of said resistor and capacitor, means for connecting said output node to said gate electrodes of said MNOS transistor, and means for insulating said output node and gate electrode from said substrate, wherein when the potential on said first and second input node is changed to the potential of said one polarity and said reference potential, respectively, the potential at the output node obtains a potential of said one or said opposite polarity in dependence on the potentials applied to the input nodes.

Claim 11

A storage device as claimed in claim 8 wherein said electrical circuitry comprises a latching circuit comprising a first pair of MOS transistors having their drain and gate electrodes cross-connected, a second pair of MOS transistors having their gates connected together, their drains connected together, their gates and drains connected with each other, and their sources connected with the drains of said first pair of MOS transistors, a pair of MNOS transistors each having its source and drain electrode connected in parallel with the source and drain electrodes of a respective one of said second pair of MOS transistors.