Patent US4090143A successfully refreshed from Google Patents.
US4090143A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital phase comparator with reset
Assignee: Zenith Electronics LLC
•
Filing: 1977-01-14
•
Granted: 1978-05-16
•
Expires: 1997-01-14
Abstract
Abstract An all-channel PLL tuning system includes LOF counters, a comparator producing an equality pulse each time the LOF count matches a preselected channel number count and a digital phase-frequency comparator comparing the equality pulses with reference pulses. High speed tuning is accomplished with the phase-frequency comparator arranged to yield immediate correct directional information. A reset pulse is generated for every other equality pulse and forces the equality and reference pulses to have the same initial phase and the digital phase-frequency comparator into one of its stable states corresponding to the desired output condition. The output directional information from the phase comparator is stored and tuning proceeds at high speed until a change in directional information occurs, indicating that the correct tuning frequency has been passed. Normal PLL operation then ensues.
Inventors
- 👤 Richard G. Merrell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 17:55
CPC Classifications
H; H03; H03J; H03J5/00; H03J5/02; H03J5/0245; H03J7/00; H03J7/02; H03J7/04; H03J7/06
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
115 words
A digital phase-frequency comparator comprising a plurality of interconnected logic gates having a first input for receiving an adjustable pulse signal, a second input for receiving a reference pulse signal and first and second outputs selectively indicating the frequency-phase relationship between the adjustable signal and reference signal; said phase-frequency comparator having a plurality of both stable states and unstable states, and often temporarily producing erroneous output information; and reset means for instantaneously forcing said phase-frequency comparator into one of its stable states such that said outputs present correct information about the frequency relationship between said adjustable pulse signal and said reference pulse signal within one cycle of the higher frequency one of said pulse signals.
Claim 2
Dependent Claim
115 words
A digital phase-frequency comparator comprising a plurality of interconnected logic gates having a first input for receiving an adjustable pulse signal, a second input for receiving a reference pulse signal and first and second outputs selectively indicating the frequency-phase relationship between the adjustable signal and reference signal; said phase-frequency comparator having a plurality of both stable states and unstable states, and often temporarily producing erroneous output information; and reset means for instantaneously forcing said phase-frequency comparator into one of its stable states such that said outputs present correct information about the frequency relationship between said adjustable pulse signal and said reference pulse signal within one cycle of the higher frequency one of said pulse signals.
Claim 3
Dependent Claim
30 words
A digital phase-frequency comparator as set forth in claim 1, wherein said reset means initially force said adjustable pulse signal and said reference pulse signal to have the same phase.
Claim 4
Dependent Claim
43 words
A digital phase-frequency comparator as set forth in claim 2, wherein said reset means provide a reset pulse signal for simultaneously driving said phase-frequency comparator to a given stable state while forcing said adjustable and reference pulse signals to have the same phase.
Claim 5
Dependent Claim
23 words
A digital phase-frequency comparator as set forth in claim 3, wherein said reset pulse signal is a subharmonic of said adjustable pulse signal.
Claim 6
Independent Claim
83 words
The method of achieving immediate correct directional information from a digital phase-frequency comparator having a plurality of interconnected logic gates for determining the frequency and then the phase of an adjustable pulse signal with respect to a reference pulse signal within one cycle of the higher frequency signal comprising the steps of: forcing said signals into an equal phase relationship to enable said comparator to determine frequency information; and setting said comparator to the stable state corresponding to the desired ultimate output indication.
Claim 7
Independent Claim
83 words
The method of achieving immediate correct directional information from a digital phase-frequency comparator having a plurality of interconnected logic gates for determining the frequency and then the phase of an adjustable pulse signal with respect to a reference pulse signal within one cycle of the higher frequency signal comprising the steps of: forcing said signals into an equal phase relationship to enable said comparator to determine frequency information; and setting said comparator to the stable state corresponding to the desired ultimate output indication.
Claim 8
Dependent Claim
39 words
The method of claim 5 wherein said forcing step includes the steps of: generating a reset pulse signal as a subharmonic of said adjustable pulse signal; and applying said reset pulse signal to selected gates of said phase-frequency comparator.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-05-15 | 1981-11-14 | 1982-05-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-05-15 | 1985-11-14 | 1986-05-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-05-15 | 1989-11-14 | 1990-05-16 | $7700.00 | Window Closed / Lapsed |