Patent US4074359A successfully refreshed from Google Patents.
US4074359A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vector generator
Assignee: NATIONAL COMPUTER SERVICES Inc A CORP OF MINNESOTA
•
Filing: 1976-10-01
•
Granted: 1978-02-14
•
Expires: 1996-10-01
Abstract
Abstract A high speed vector generating electrical system is provided which provides the deflection voltages required to draw a vector line from one point to another on the screen of a cathode-ray tube. The system is particularly useful for drawing images in any desired pattern on the screen of the cathode-ray tube, whereby the images are composed of a multitude of vector lines. The system of the invention is simplified as compared with the prior art systems of the same general type, and it requires less adjustments and exhibits greater stability. The system also has a readily programmable drawing rate, and it requires shorter drawing time for short vectors.
Inventors
- 👤 Ralph D. Hasenbalg
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:43
CPC Classifications
G; G06; G06G; G06G7/00; G06G7/12; G06G7/22; G06G7/26
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
126 words
A system for generating a vector signal including: circuit means including a multiplier circuit; an integrator coupled to the output of said circuit means; a gain control circuit; means connecting said gain control circuit to said multiplier circuit to control the gain of the multiplier circuit to cause the multiplier circuit to generate a constant output so as to constitute a constant current source for said integrator for linear integration thereby; and a computing network for increasing the dynamic range of the system, said computing network generating an output representing the function (F-I)A; where F represents an end point, I represents the instantaneous value of the output of the system, and A is a value which changes as the output moves towards the end point F.
Claim 2
Independent Claim
126 words
A system for generating a vector signal including: circuit means including a multiplier circuit; an integrator coupled to the output of said circuit means; a gain control circuit; means connecting said gain control circuit to said multiplier circuit to control the gain of the multiplier circuit to cause the multiplier circuit to generate a constant output so as to constitute a constant current source for said integrator for linear integration thereby; and a computing network for increasing the dynamic range of the system, said computing network generating an output representing the function (F-I)A; where F represents an end point, I represents the instantaneous value of the output of the system, and A is a value which changes as the output moves towards the end point F.
Claim 3
Independent Claim
287 words
A system for generating a vector signal including: a first operational amplifier circuit (A1) including a node input terminal for receiving a step function input current and for producing an inverted output current in response thereto; a first feedback circuit connected between the output of the first operational amplifier and said node input terminal for feeding back current from the output of the first operational amplifier to the node input thereof; a second operational amplifier circuit (A4) including a node input terminal for receiving an input and for producing an inverted output current in response thereto; first circuit means connecting the output of the first amplifier circuit (A1) to the node input terminal of the second operational amplifier circuit (A4) to cause said second operational amplifier (A4) to produce an inverted output current in response thereto; a second feedback circuit connected between the output of the second operational amplifier circuit (A4) and the node input terminal thereof; an integrator circuit including an operational amplifier (A5) having a node input terminal; second circuit means connecting the output of the second opertional amplifier (A4) to the node input terminal of the operational amplifier (A5) in the integrator circuit; and a third feedback circuit connected between the output of the integrator circuit and the node input terminal of the first operational amplifier (A1) to feed the integrator output current back to the node input of the first operational amplifier circuit (A1) to cause the output thereof to stabilize at a value such that the feedback current through the first feedback circuit equals the input current plus the feedback current to the third feedback circuit, so as to provide a constant current input to the integrator circuit with resulting linear integration.
Claim 4
Independent Claim
287 words
A system for generating a vector signal including: a first operational amplifier circuit (A1) including a node input terminal for receiving a step function input current and for producing an inverted output current in response thereto; a first feedback circuit connected between the output of the first operational amplifier and said node input terminal for feeding back current from the output of the first operational amplifier to the node input thereof; a second operational amplifier circuit (A4) including a node input terminal for receiving an input and for producing an inverted output current in response thereto; first circuit means connecting the output of the first amplifier circuit (A1) to the node input terminal of the second operational amplifier circuit (A4) to cause said second operational amplifier (A4) to produce an inverted output current in response thereto; a second feedback circuit connected between the output of the second operational amplifier circuit (A4) and the node input terminal thereof; an integrator circuit including an operational amplifier (A5) having a node input terminal; second circuit means connecting the output of the second opertional amplifier (A4) to the node input terminal of the operational amplifier (A5) in the integrator circuit; and a third feedback circuit connected between the output of the integrator circuit and the node input terminal of the first operational amplifier (A1) to feed the integrator output current back to the node input of the first operational amplifier circuit (A1) to cause the output thereof to stabilize at a value such that the feedback current through the first feedback circuit equals the input current plus the feedback current to the third feedback circuit, so as to provide a constant current input to the integrator circuit with resulting linear integration.
Claim 5
Dependent Claim
68 words
The system defined in claim 2, in which said first circuit means includes a third operational amplifier (A2) and a further operational amplifier (A3); and in which said third feedback circuit is also connected to the node input terminals of the third operational amplifier (A2) and of the second operational amplifier circuit (A4) to provide a closed loop configuration for controlling the time constant of the integrator circuit.
Claim 6
Dependent Claim
12 words
The system defined in claim 2, in which said second circuit means
Claim 7
Dependent Claim
44 words
includes a multiplier circuit. 5. The system defined in claim 3, in which said first circuit means includes a first resistance network interposed between the third operational amplifier (A2) and the second operational amplifier (A4), and a first selective switching means connected to the
Claim 8
Dependent Claim
31 words
first resistance network. 6. The system defined in claim 3, and which includes a resistance network interposed between the first operational amplifier circuit (A1) and the third operational amplifier (A2), and
Claim 9
Dependent Claim
52 words
selective switching means connected to the resistance network. 7. The system defined in claim 6, in which said second circuit means includes a multiplier circuit, and which includes a second resistance network interposed between the multiplier and the node input terminal of the second operational amplifier circuit (A4); and a second selective
Claim 10
Dependent Claim
78 words
switching means connected to said second resistance network. 8. The system defined in claim 4, and which includes a gain control circuit connected to said multiplier circuit for controlling the gain thereof; and means connecting the output of the second operational amplifier (A4) to the gain control circuit for supplying an error signal thereto, to cause the multiplier circuit to generate a constant output so as to constitute a constant current source for said integrator for linear integration
Claim 11
Dependent Claim
46 words
thereby. 9. The system defined in claim 7, and which includes a control circuit connected to said first and second selective switching means to cause different resistances of said first and second resistance networks to be switched into the system selectively to control the vector drawing
Claim 12
Dependent Claim
52 words
rates of the system to selected predetermined values. 10. The system defined in claim 6, and which includes a control circuit connected to the output of the first operational amplifier circuit (A1) and connected to said selective switching means to control the gain of the first circuit means selectively between predetermined values.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-02-13 | 1981-08-15 | 1982-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-02-13 | 1985-08-15 | 1986-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-02-13 | 1989-08-15 | 1990-02-14 | $7700.00 | Window Closed / Lapsed |