US4068140A
Expired / Lapsed
US
⏱️ 0.0 years remaining
MOS source follower circuit
Assignee: Texas Instruments Inc
•
Filing: 1976-12-27
•
Granted: 1978-01-10
•
Expires: 1996-12-27
Abstract
Abstract A source follower circuit which exhibits essentially zero input to output voltage drop and very low capacitive loading on the input. A current mirror arrangement is used. The input is connected to the gate of a depletion mode transistor which is connected in series with an enhancement mode device. The gate of the enhancement device is biased by a series circuit having a depletion device with gate shorted to source and an enhancement device with gate shorted to drain.
Inventors
- 👤 Perry W. Lou
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 13:58
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/50; H03F3/505; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/023
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
216 words
A source follower circuit comprising: first and second depletion mode MOS transistors; first and second enhancement mode MOS transistors; each transistor having a source, a drain and a gate; the ratios of channel width to length of the first enhancement and first depletion mode transistors being the same; the ratios of channel width to length of the second enhancement and second depletion mode transistors being the same; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series with one another to form a first series circuit; means connecting the first series circuit between a voltage supply and a reference potential; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series with one another to form a second series circuit; means connecting the second series circuit between said voltage supply and reference potential; means shorting the gate of the second depletion mode transistor to its source, means shorting the gate of the second enhancement mode transistor to its drain; means connecting the gates of first and second enhancement mode transistors; means for applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit.
Claim 2
Dependent Claim
216 words
A source follower circuit comprising: first and second depletion mode MOS transistors; first and second enhancement mode MOS transistors; each transistor having a source, a drain and a gate; the ratios of channel width to length of the first enhancement and first depletion mode transistors being the same; the ratios of channel width to length of the second enhancement and second depletion mode transistors being the same; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series with one another to form a first series circuit; means connecting the first series circuit between a voltage supply and a reference potential; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series with one another to form a second series circuit; means connecting the second series circuit between said voltage supply and reference potential; means shorting the gate of the second depletion mode transistor to its source, means shorting the gate of the second enhancement mode transistor to its drain; means connecting the gates of first and second enhancement mode transistors; means for applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit.
Claim 3
Dependent Claim
22 words
A circuit according to claim 1 wherein the sources of the first and second enhancement mode transistors are connected to reference potential.
Claim 4
Dependent Claim
24 words
A circuit according to claim 2 wherein the drains of the first and second depletion mode transistors are connected to the same voltage supply.
Claim 5
Dependent Claim
26 words
A circuit according to claim 3 wherein the source of the second depletion mode transistor is connected to the drain of the second enhancement mode transistor.
Claim 6
Dependent Claim
193 words
A source follower circuit comprising: first and second depletion mode MOS transistors identical in size and shape; first and second enhancement mode MOS transistors identical in size and shape; each transistor having a source, a drain and a gate; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series between a voltage supply and a reference potential; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series between a voltage supply and reference potential; the sources of the first and second enhancement mode transistors being connected to reference potential; means shorting the gate of the second depletion mode transistor to its source; means shorting the gate of the second enhancement mode transistor to its drain; means connecting the gates of first and second enhancement mode transistors; means fo applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit; the source of the first depletion mode transistor being directly connected to the drain of the first enhancement mode transistor.
Claim 7
Dependent Claim
193 words
A source follower circuit comprising: first and second depletion mode MOS transistors identical in size and shape; first and second enhancement mode MOS transistors identical in size and shape; each transistor having a source, a drain and a gate; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series between a voltage supply and a reference potential; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series between a voltage supply and reference potential; the sources of the first and second enhancement mode transistors being connected to reference potential; means shorting the gate of the second depletion mode transistor to its source; means shorting the gate of the second enhancement mode transistor to its drain; means connecting the gates of first and second enhancement mode transistors; means fo applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit; the source of the first depletion mode transistor being directly connected to the drain of the first enhancement mode transistor.
Claim 8
Dependent Claim
15 words
A circuit according to claim 5 wherein the output of the circuit exhibits negligible loading.
Claim 9
Dependent Claim
186 words
A source follower circuit comprising: first and second depletion mode MOS transistors; first and second enhancement mode MOS transistors; each transistor having a source, a drain and a gate; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series with one another to form a first series circuit; means connecting the first series circuit between first and second terminals; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series with one another to form a second series circuit; means connecting the second series circuit between the first and second terminals; means for applying a voltage supply across the first and second terminals; means shorting the gate of the second depletion mode transistor to its source; means shorting the gate of the second enhancement mode transistor to its drain; means connecting the gates of first and second enhancement mode transistors; means for applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit.
Claim 10
Dependent Claim
186 words
A source follower circuit comprising: first and second depletion mode MOS transistors; first and second enhancement mode MOS transistors; each transistor having a source, a drain and a gate; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series with one another to form a first series circuit; means connecting the first series circuit between first and second terminals; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series with one another to form a second series circuit; means connecting the second series circuit between the first and second terminals; means for applying a voltage supply across the first and second terminals; means shorting the gate of the second depletion mode transistor to its source; means shorting the gate of the second enhancement mode transistor to its drain; means connecting the gates of first and second enhancement mode transistors; means for applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit.
Claim 11
Dependent Claim
51 words
A circuit according to claim 7 wherein the channel widths of the first and second depletion mode transistors are the same, the channel widths of the first and second enhancement mode transistors are the same, the channel lengths of the first depletion mode and first enhancement mode transistors are the same.
Claim 12
Dependent Claim
26 words
A circuit according to claim 8 wherein the source of the second depletion mode transistor is connected to the drain of the second enhancement mode transistor.
Claim 13
Dependent Claim
227 words
A source follower circuit comprising: first and second depletion mode MOS transistors; first and second enhancement mode MOS transistors; each transistor having a source, a drain and a gate; the channel widths of the first and second depletion mode transistors being the same, the channel widths of the first and second enhancement mode transistors being the same, the channel lengths of the first depletion mode and first enhancement mode transistors being the same; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series between first and second terminals; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series between the first and second terminals; means for applying a voltage supply across the first and second terminals; means shorting the gate of the second depletion mode transistor to its source; means shorting the gate of the second enhancement mode transistor to its drain; means connecting the second depletion mode transistor being connected to the drain of the second enhancement mode transistor; the source of the first depletion mode transistor being directly connected to the drain of the first enhancement mode transistor; means for applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit.
Claim 14
Dependent Claim
227 words
A source follower circuit comprising: first and second depletion mode MOS transistors; first and second enhancement mode MOS transistors; each transistor having a source, a drain and a gate; the channel widths of the first and second depletion mode transistors being the same, the channel widths of the first and second enhancement mode transistors being the same, the channel lengths of the first depletion mode and first enhancement mode transistors being the same; means connecting the source to drain paths of the first depletion mode and first enhancement mode transistors in series between first and second terminals; means connecting the source to drain paths of the second depletion mode and second enhancement mode transistors in series between the first and second terminals; means for applying a voltage supply across the first and second terminals; means shorting the gate of the second depletion mode transistor to its source; means shorting the gate of the second enhancement mode transistor to its drain; means connecting the second depletion mode transistor being connected to the drain of the second enhancement mode transistor; the source of the first depletion mode transistor being directly connected to the drain of the first enhancement mode transistor; means for applying an input voltage to the gate of the first depletion mode transistor; the source of the first depletion mode transistor being the output of the circuit.
Claim 15
Dependent Claim
45 words
A circuit according to claim 7 wherein: the ratios of channel width to length of the first enhancement and first depletion mode transistors are the same; the ratios of channel width to length of the second enhancement and second depletion mode transistors are the same.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1981-01-09 | 1981-07-11 | 1982-01-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1985-01-09 | 1985-07-11 | 1986-01-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1989-01-09 | 1989-07-11 | 1990-01-10 | $7700.00 | Window Closed / Lapsed |