Patent US4063288A successfully refreshed from Google Patents.
US4063288A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Vertical synchronizing circuit
Assignee: GTE Sylvania Inc
•
Filing: 1976-06-09
•
Granted: 1977-12-13
•
Expires: 1996-06-09
Abstract
Abstract A vertical synchronizing circuit wherein a counter counts pulses at twice the horizontal deflection rate and provides a vertical output pulse at a predetermined count is shown. A synchronism or mode detector causes the circuit to switch to a driven mode when the counter is not reset in synchronism with the vertical synchronizing pulses. The mode detector causes the circuit to switch to a countdown mode when synchronism is detected. A phase detector detects phase errors between the counter and the vertical synchronizing pulses when the circuit is in the countdown mode and causes the counter to delete or add counts depending upon the direction of the phase error when such phase errors persist for a predetermined number of vertical fields. The vertical synchronizing pulses are applied to a gate which is enabled in the countdown mode when the counter reaches a predetermined count shortly before a vertical synchronizing pulse is anticipated. An auxiliary counter counts pulses and is reset by each vertical output pulse. In the driven mode the synchronizing pulse gate is enabled at a predetermined earlier count of the auxiliary counter. The auxiliary counter also provides the vertical output pulse at a predetermined count if a vertical output pulse is not otherwise provided.
Inventors
- 👤 Robert R. Eckenbrecht
- 👤 Paul G. Wolfe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 20:53
CPC Classifications
H; H04; H04N; H04N5/00; H04N5/04; H04N5/12
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
243 words
A vertical synchronizing circuit for synchronizing vertical output pulses with vertical synchronizing pulses contained in a composite video signal, said circuit including means for providing pulses synchronized with the horizontal synchronizing pulses of said composite video signal, counting means connected to said means for providing pulses for counting the pulses provided thereto, resetting means connected to said counting means for resetting said counting means at a predetermined count, means for providing signals synchronized with the vertical synchronizing pulses of said composite video signal, synchronism detecting means connected to said counting means and to said means for providing signals for detecting when said counting means is reset in synchronism with said vertical synchronizing pulses, means connected to said detecting means and to said resetting means for resetting said counting means in synchronism with said vertical synchronizing pulses when an out-of-synchronism condition is detected, and output means connected to said counting means and to said detecting means for providing said vertical output pulses, the improvement comprising: phase detecting means connected to said counting means and to said means for providing signals for detecting phase errors greater than a predetermined magnitude between the counting of said counting means and said vertical synchronizing pulses, and control means connected to said phase detecting means and to said counting means for advancing or retarding said counting means one count in response to detected phase errors of first and second directions, respectively, which persist for a plurality of vertical fields.
Claim 2
Dependent Claim
243 words
A vertical synchronizing circuit for synchronizing vertical output pulses with vertical synchronizing pulses contained in a composite video signal, said circuit including means for providing pulses synchronized with the horizontal synchronizing pulses of said composite video signal, counting means connected to said means for providing pulses for counting the pulses provided thereto, resetting means connected to said counting means for resetting said counting means at a predetermined count, means for providing signals synchronized with the vertical synchronizing pulses of said composite video signal, synchronism detecting means connected to said counting means and to said means for providing signals for detecting when said counting means is reset in synchronism with said vertical synchronizing pulses, means connected to said detecting means and to said resetting means for resetting said counting means in synchronism with said vertical synchronizing pulses when an out-of-synchronism condition is detected, and output means connected to said counting means and to said detecting means for providing said vertical output pulses, the improvement comprising: phase detecting means connected to said counting means and to said means for providing signals for detecting phase errors greater than a predetermined magnitude between the counting of said counting means and said vertical synchronizing pulses, and control means connected to said phase detecting means and to said counting means for advancing or retarding said counting means one count in response to detected phase errors of first and second directions, respectively, which persist for a plurality of vertical fields.
Claim 3
Dependent Claim
74 words
A vertical synchronizing circuit as defined in claim 1 wherein said control means includes phase error counting means for counting the number of fields in which a phase error exists and gating means connected to said phase error counting means for deleting one pulse from said means for providing pulses or for adding one pulse to the pulses provided by said means for providing pulses when a predetermined number of fields has been counted.
Claim 4
Dependent Claim
31 words
A vertical synchronizing circuit as defined in claim 1 wherein said phase detecting means includes first and second phase detectors for detecting phase errors of said first and second directions, respectively.
Claim 5
Dependent Claim
49 words
A vertical synchronizing circuit as defined in claim 3 wherein said control means includes a first counter connected to said first phase detector for counting phase errors of said first direction and a second counter connected to said second phase detector for counting phase errors of said second direction.
Claim 6
Dependent Claim
43 words
A vertical synchronizing circuit as defined in claim 4 wherein said control means further includes a third counter which counts vertical fields and provides a reset signal to said first, second, and third counters when a predetermined number of fields have been counted.
Claim 7
Dependent Claim
78 words
A vertical synchronizing circuit as defined in claim 4 wherein said control means includes first and second gating means connected to said first and second counters, respectively, said first gating means for deleting one pulse from said means for providing pulses when said first counter counts to a predetermined number and said second gating means for adding one pulse to the pulses provided by said means for providing pulses when said second counter counts to a predetermined number.
References Cited (Backward Citations)
GB1427956A
Cited
US3935388A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-12-12 | 1981-06-13 | 1981-12-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-12-12 | 1985-06-13 | 1985-12-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-12-12 | 1989-06-13 | 1989-12-13 | $7700.00 | Window Closed / Lapsed |