Patent US4060974A successfully refreshed from Google Patents.
US4060974A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for driving electrochromic display device
Assignee: Citizen Watch Co Ltd
•
Filing: 1976-07-01
•
Granted: 1977-12-06
•
Expires: 1996-07-01
Abstract
Abstract A method and apparatus for driving an electrochromic display device in which an electric current is applied only to one of display elements for which non-coincidence exists between an initially applied display information signal and a subsequently applied display information signal. In one preferred embodiment, a driver circuit comprises a latch circuit for storing a display information signal, a non-coincidence detection circuit for detecting non-coincidence between a subsequently applied display information signal and an initially applied display information signal stored in the latch circuit, and a signal generating circuit responsive to a non-coincidence signal from the detection circuit for generating an output signal for a display element for which non-coincidence is detected. In another preferred embodiment, a driver circuit comprises a latch circuit for generating an output at the instant delayed from a display information signal, and gate means for generating an output signal in response to the display information signal and the output from the latch circuit.
Inventors
- 👤 Minoru Natori
- 👤 Toshikazu Hatuse
- 👤 Kouhei Kawanobe
- 👤 Hiroshi Ogawa
- 👤 Fukuo Sekiya
- 👤 Heihachiro Ebihara
- 👤 Misao Uchino
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 15:31
CPC Classifications
G; G04; G04G; G04G19/00; G04G19/02; G04G19/04; G04G9/00; G04G9/0023; G04G9/0029; G04G9/0047
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
271 words
In an electronic timepiece having a power source, an oscillator circuit, a frequency divider coupled to the oscillator circuit, counter means coupled to an output of the frequency divider to generate clock pulse information signals, decoder means for converting the time information signals into display information signals, and an electrochromic display device having a plurality of display elements, the improvement comprising: a latch circuit, having data and clock input terminals and Q and Q output terminals, said data input terminal is coupled to an output of said decoder means and said clock input terminal coupled to the frequency divider to receive a clock pulse therefrom, said latch circuit for storing display information signals delivered from the decoder means and generating output signals delayed for a time interval from the display information signals; a NAND gate, having two inputs, one input coupled through an inverter to the output of said decoder means, for generating a first output pulse, in response to a falling edge of each display information signal having a pulse width; an AND gate, having two inputs, one input coupled to said Q output of the latch circuit and the other input coupled to the output of said decoder means, for generating a second output pulse, in response to a rising edge of each display information signal having a pulse width; a P-channel MOSFET responsive to the first output pulse to cause the flow of electric current through said display element in a bleaching direction; and an N-channel MOSFET responsive to the second output pulse to cause the flow of electric current through said display element in a coloring direction.
Claim 2
Dependent Claim
271 words
In an electronic timepiece having a power source, an oscillator circuit, a frequency divider coupled to the oscillator circuit, counter means coupled to an output of the frequency divider to generate clock pulse information signals, decoder means for converting the time information signals into display information signals, and an electrochromic display device having a plurality of display elements, the improvement comprising: a latch circuit, having data and clock input terminals and Q and Q output terminals, said data input terminal is coupled to an output of said decoder means and said clock input terminal coupled to the frequency divider to receive a clock pulse therefrom, said latch circuit for storing display information signals delivered from the decoder means and generating output signals delayed for a time interval from the display information signals; a NAND gate, having two inputs, one input coupled through an inverter to the output of said decoder means, for generating a first output pulse, in response to a falling edge of each display information signal having a pulse width; an AND gate, having two inputs, one input coupled to said Q output of the latch circuit and the other input coupled to the output of said decoder means, for generating a second output pulse, in response to a rising edge of each display information signal having a pulse width; a P-channel MOSFET responsive to the first output pulse to cause the flow of electric current through said display element in a bleaching direction; and an N-channel MOSFET responsive to the second output pulse to cause the flow of electric current through said display element in a coloring direction.
Claim 3
Dependent Claim
31 words
The improvement according to claim 1, in which said pulse width of each of the first and second output pulses is equal to the time interval delayed by the latch circuit.
References Cited (Backward Citations)
US3839857A
Cited
US3950936A
Cited
US3828548A
Cited
US3807832A
Cited
US3979899A
Cited
US3987433A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-12-05 | 1981-06-06 | 1981-12-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-12-05 | 1985-06-06 | 1985-12-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-12-05 | 1989-06-06 | 1989-12-06 | $7700.00 | Window Closed / Lapsed |