Electronic circuit for eliminating chatter

Claim 2

An electronic circuit for insuring the application of a contact signal comprising in combination contact means for producing a contact signal representative of a change of state; a first periodic pulse signal having a leading edge; asynchronous logic means for receiving as a first input said contact signal and as a second input said first periodic pulse signal, and in response to a coincidence in the changed state of said contact signal and said first periodic pulse signal producing at least one write-in pulse, said asynchronous logic gating means being a set-reset flip-flop means including an inverter means defining an output terminal and a NAND gate means defining a reset input terminal, said first periodic pulse signal being applied to said reset input terminal, and said contact signal being applied to said output terminal, said set-reset flip-flip means producing at least one write-in pulse in response to detecting a coincidence in the state of said first periodic reset pulse signal and said change of state contact signal; a second periodic pulse signal having a leading edge and being synchronized with respect to said first periodic pulse signal so that said leading edge of said first periodic pulse signal defining said coincidence condition precedes a leading edge of said second periodic pulse signal; and synchronous logic means for receiving as a first input said write-in pulses produced by said asynchronous logic means and as a second input said second periodic pulse signal, and in response to each said write-in pulse and the leading edge of said second periodic pulse signal, producing an output signal representative of the changed state of said contact signal.

Claim 3

An electronic circuit as claimed in claim 1, wherein said synchronous logic means is a delay flip-flop means, said delay flip-flop means including a write-in input for receiving said write-in pulses produced by said set-reset flip-flop means and a clock input for receiving said second periodic pulse signals and in response to the leading edge of said second periodic signal producing said output signal.

Claim 4

An electronic circuit as claimed in claim 1, and including input timing means disposed intermediate said contact means and said inverter means output terminal for synchronizing the application of said contact signal with the application of said first periodic pulse signal applied to said reset input terminal of said set-reset flip-flop means.

Claim 5

An electronic circuit as claimed in claim 3, wherein said input timing circuit includes transistor switching means including a switching terminal; and a third periodic pulse signal synchronized with respect to said first periodic pulse signal said third periodic pulse signal and being applied to said switching terminal to synchronize the application of said contact signal to said inverter means output terminal, the portion of said third periodic pulse signal effecting the application of said contact signal to said inverter means output terminal occurring substantially during the portion of said first periodic pulse signal defining said coincidence state detected by said set-reset flip-flop means.

Claim 6

An electronic circuit as claimed in claim 1, wherein said contact signal includes a high frequency chatter signal component, and said leading edge of said first periodic pulse signal is synchronized to precede said leading edge of said second periodic pulse signal by a predetermined interval of time at least equal to the period of the chatter signal component.

Claim 7

An electronic circuit for insuring the application of a contact signal comprising in combination contact means for producing a contact signal representative of a change of state; a first periodic pulse signal having a leading edge; asynchronous logic means for receiving as a first input said contact signal and as a second input said first periodic pulse signal, and in response to a coincidence in the changed state of said contact signal and said first periodic pulse signal producing at least one write-in pulse; a second periodic pulse signal having a leading edge and being synchronized with respect to said first periodic pulse signal so that said leading edge of said first periodic signal defining said coincidence detection precedes a leading edge of said second pulse signal; and synchronous logic means for receiving as a first input said write-in pulses produced by said asynchronous logic means and as a second input said second periodic pulse signal, and in response to each said write-in pulse and leading edge of said second periodic pulse signal, producing an output signal representative of the changed state of said contact signal, and including a third periodic pulse signal, input timing means disposed intermediate said switching means and said asynchronous logic means for periodically applying said contact signal as said first input to said asynchronous logic means, said third periodic pulse signal being synchronized with respect to said first and second periodic pulse signals so that the portion of said third periodic pulse signal applying said contact signal to said asynchronous logic means is coincident with a portion of said first periodic pulse signal during which a write-in pulse may be produced, and output logic means adapted to receive as a first input said write-in pulses and as a second input the output signal produced by the synchronous logic means, and in response thereto to produce an output signal having a pulse width defined by the leading edge of said write-in pulse and leading edge of said second periodic pulse signal.

Claim 8

An electronic circuit for insuring the application of a contact signal comprising in combination contact means for producing a contact signal representative of a change of state; a first periodic pulse signal having a leading edge; asynchronous logic means for receiving as a first input said contact signal and as a second input said first periodic pulse signal, and in response to a coincidence in the changed state of said contact signal and said first periodic pulse signal producing at least one write-in pulse; a second periodic pulse signal having a leading edge and being synchronized with respect to said first periodic pulse signal so that said leading edge of said first periodic signal defining said coincidence detection precedes a leading edge of said second pulse signal; and synchronous logic means for receiving as a first input said write-in pulses produced by said asynchronous logic means and as a second input said second periodic pulse signal, and in response to each said write-in pulse and leading edge of said second periodic pulse signal, producing an output signal representative of the changed state of said contact signal, and including a third periodic pulse signal, input timing means disposed intermediate said switching means and said asynchronous logic means for periodically applying said contact signal as said first input to said asynchronous logic means, said third periodic pulse signal being synchronized with respect to said first and second periodic pulse signals so that the portion of said third periodic pulse signal applying said contact signal to said asynchronous logic means is coincident with a portion of said first periodic pulse signal during which a write-in pulse may be produced, and output logic means adapted to receive as a first input said write-in pulses and as a second input the output signal produced by the synchronous logic means, and in response thereto to produce an output signal having a pulse width defined by the leading edge of said write-in pulse and leading edge of said second periodic pulse signal.