Patent US4056736A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4056736A Expired / Lapsed US ⏱️ 0.0 years remaining

Injection logic arrangements

Assignee: Plessey Handel und Investments AG
•
Filing: 1976-02-27
•
Granted: 1977-11-01
•
Expires: 1996-02-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A logic flip flop arrangement wherein each of the two outputs of the flip flop has an output gate associated therewith, wherein an input of each of the output gates is connected to an output of a driving gate, and wherein at least one of the output gates has an output thereof combined with an output of that one of the driving gates which is associated with the other output gate to provide a logic function.

Inventors

  • 👤 Victor Blatt

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 14:36
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/027; H03K3/037; H03K3/0372; H03K3/26; H03K3/28; H03K3/281; H03K3/286

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 186 words
An integrated injection logic flip flop arrangement comprising a. first and second input gates each having first and second independent outputs; b. first and second cross-coupled gates each having first and second independent outputs; c. means for cross-coupling said first and second cross-coupled gates wherein an input of said first cross-coupled gate is coupled to said first independent output of said second cross-coupled gate, and an input of said second cross-coupled gate is coupled to said first independent output of said first cross-coupled gate; d. means for connecting said first independent output of said first input gate to said input of said first cross-coupled gate; e. means for connecting said first independent output of said second input gate to said input of said second cross-coupled gate; f. first combining means for combining said second independent output of said first input gate with said second independent output of said second cross-coupled gate; and g. second combining means for combining said second independent output of said second input gate with said second independent output of said first cross-coupled gate, thus providing two alternative outputs for the flip flop.
Claim 2
Dependent Claim 186 words
An integrated injection logic flip flop arrangement comprising a. first and second input gates each having first and second independent outputs; b. first and second cross-coupled gates each having first and second independent outputs; c. means for cross-coupling said first and second cross-coupled gates wherein an input of said first cross-coupled gate is coupled to said first independent output of said second cross-coupled gate, and an input of said second cross-coupled gate is coupled to said first independent output of said first cross-coupled gate; d. means for connecting said first independent output of said first input gate to said input of said first cross-coupled gate; e. means for connecting said first independent output of said second input gate to said input of said second cross-coupled gate; f. first combining means for combining said second independent output of said first input gate with said second independent output of said second cross-coupled gate; and g. second combining means for combining said second independent output of said second input gate with said second independent output of said first cross-coupled gate, thus providing two alternative outputs for the flip flop.
Claim 3
Dependent Claim 77 words
An integrated injection logic flip flop as claimed in claim 1 wherein said first combining means comprises means for coupling said second independent output of said first input gate and said second independent output of said second cross-coupled gate to a first further gate, and said second combining means comprises means for coupling said second independent output of said second input gate and said second independent output of said first cross-coupled gate to a second further gate.
Claim 4
Dependent Claim 21 words
An integrated injection logic flip flop as claimed in claim 2 in which first and second further gates are AND gates.
Claim 5
Dependent Claim 22 words
An integrated injection logic flip flop as claimed in claim 2 in which said first and second further gates are NAND gates.
Claim 6
Dependent Claim 22 words
An integrated injection logic flip flop as claimed in claim 2 in which said first and second further gates are OR gates.
Claim 7
Dependent Claim 22 words
An integrated injection logic flip flop as claimed in claim 2 in which said first and second further gates are NOR gates.
Claim 8
Dependent Claim 195 words
A logic circuit comprising an integrated injection logic flip flop, said integrated injection logic flip flop comprising a. first and second input gates each having first and second independent outputs; b. first and second cross-coupled gates each having first and second independent outputs; c. means for cross-coupling said first and second cross-coupling gates wherein an input of said first cross-coupled gate is coupled to said first independent output of said second cross-coupled gate, and an input of said second cross-coupled gate is coupled to said first independent output of said first cross-coupled gate; d. means for connecting said first independent output of said first input gate to said input of said first cross-coupled gate; e. means for connecting said first independent output of said second input gate to said input of said second cross-coupled gate; f. first combining means for combining said second independent output of said first input gate with said second independent output of said second cross-coupled gate; and g. second combining means for combining said second independent output of said second input gate with said second independent output of said first cross-coupled gate, thus providing two alternative outputs for the flip flop.
Claim 9
Dependent Claim 195 words
A logic circuit comprising an integrated injection logic flip flop, said integrated injection logic flip flop comprising a. first and second input gates each having first and second independent outputs; b. first and second cross-coupled gates each having first and second independent outputs; c. means for cross-coupling said first and second cross-coupling gates wherein an input of said first cross-coupled gate is coupled to said first independent output of said second cross-coupled gate, and an input of said second cross-coupled gate is coupled to said first independent output of said first cross-coupled gate; d. means for connecting said first independent output of said first input gate to said input of said first cross-coupled gate; e. means for connecting said first independent output of said second input gate to said input of said second cross-coupled gate; f. first combining means for combining said second independent output of said first input gate with said second independent output of said second cross-coupled gate; and g. second combining means for combining said second independent output of said second input gate with said second independent output of said first cross-coupled gate, thus providing two alternative outputs for the flip flop.
Claim 10
Dependent Claim 201 words
A master slave flip flop arrangement in which the master and slave flip flops comprise an integrated injection logic flip flop arrangement comprising a. first and second input gates each having first and second independent outputs; b. first and second cross-coupled gates each having first and second independent outputs; c. means for cross-coupling said first and second cross-coupled gates wherein an input of said first cross-coupled gate is coupled to said first independent output of said second cross-coupled gate, and an input of said second cross-coupled gate is coupled to said first independent output of said first cross-coupled gate; d. means for connecting said first independent output of said first input gate to said input of said first cross-coupled gate; e. means for connecting said first independent output of said second input gate to said input of said second cross-coupled gate; f. first combining means for combining said second independent output of said first input gate with said second independent output of said second cross-coupled gate; and g. second combining means for combining said second independent output of said second input gate with said second independent output of said first cross-coupled gate, thus providing two alternative outputs for the flip flop.
Claim 11
Dependent Claim 201 words
A master slave flip flop arrangement in which the master and slave flip flops comprise an integrated injection logic flip flop arrangement comprising a. first and second input gates each having first and second independent outputs; b. first and second cross-coupled gates each having first and second independent outputs; c. means for cross-coupling said first and second cross-coupled gates wherein an input of said first cross-coupled gate is coupled to said first independent output of said second cross-coupled gate, and an input of said second cross-coupled gate is coupled to said first independent output of said first cross-coupled gate; d. means for connecting said first independent output of said first input gate to said input of said first cross-coupled gate; e. means for connecting said first independent output of said second input gate to said input of said second cross-coupled gate; f. first combining means for combining said second independent output of said first input gate with said second independent output of said second cross-coupled gate; and g. second combining means for combining said second independent output of said second input gate with said second independent output of said first cross-coupled gate, thus providing two alternative outputs for the flip flop.

References Cited (Backward Citations)

US3321639A Cited
US3484625A Cited
US3541356A Cited
US3621289A Cited
US3631269A Cited
US3812388A Cited
US3814953A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-10-31 1981-05-02 1981-11-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-10-31 1985-05-02 1985-11-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-10-31 1989-05-02 1989-11-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag