Patent US4054897A successfully refreshed from Google Patents.
US4054897A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device with high frequency, high power output
Assignee: Fujitsu Ltd
•
Filing: 1975-09-08
•
Granted: 1977-10-18
•
Expires: 1995-09-08
Abstract
Abstract A transistor has an emitter region embedded into a surface zone of the adjacent base region and shaped as a mesh-grid structure in whose many meshes a number of respective base portions emerge at the surface, each of these base portions being individually surrounded by the mesh configuration. The just-mentioned surface is coated with an insulating film, such as a coating of silicon dioxide, which has openings above the emitter mesh grid as well as above the base portions. Two mutually insulated metal layers, preferably of vapor-deposited aluminum, overlay the insulating film and are in ohmic contact with the emitter and the base through the openings. The two metal layers serve as base electrode and emitter electrode respectively. The collector region adjacent to the base region on the side of the latter facing away from the emitter either has uniform resistivity throughout or has a zone of relatively high resistivity at the emitter region and another zone of low resistivity away from the emitter region. The mesh-grid design of the embedded emitter region improves the high-frequency high-power ability of the device.
Inventors
- 👤 Masumi Fukuda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 05:44
CPC Classifications
H; H10; H10D; H10D62/00; H10D62/10; H10D62/13; H10D62/133; H10D62/135; H10D64/00; H10D64/20; H10D64/23; H10D64/231; H10W; H10W20/00; H10W20/40; H10W20/482; H10W20/484
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
258 words
A semiconductor device comprising a semiconductor body having a region of one conductivity type, a second region adjacent to said first region and having a conductivity type opposed to that of said first region so as to form a first PN junction therewith, a third region embedded in said second region at the surface of the latter and having parallel to said surface a mesh-grid configuration for providing high frequency, high power outputs, said mesh-grid configuration having a plurality of strips forming therebetween mesh windows in which said second region forms a number of respective surface portions individually surrounded by said third region, said third region extending from said surface into said second region a distance short of said first junction and having said one conductivity type so as to form a second PN junction with said second region, an insulating coating disposed on said surface and covering at least one of said two junctions at said surface, said coating having openings on top of said respective second and third regions, and two metallic layers partly overlaid upon said insulating coating and insulated from each other, said metallic layers being in ohmic contact through said openings with said respective second and third regions, one of the metallic layers electrically connecting the parts of the second region within the meshes of the third region to each other in parallel and the other of the metallic layers being in individual contact with the third region at the spaced apart points of intersection formed by the strips of the third region.
Claim 2
Dependent Claim
258 words
A semiconductor device comprising a semiconductor body having a region of one conductivity type, a second region adjacent to said first region and having a conductivity type opposed to that of said first region so as to form a first PN junction therewith, a third region embedded in said second region at the surface of the latter and having parallel to said surface a mesh-grid configuration for providing high frequency, high power outputs, said mesh-grid configuration having a plurality of strips forming therebetween mesh windows in which said second region forms a number of respective surface portions individually surrounded by said third region, said third region extending from said surface into said second region a distance short of said first junction and having said one conductivity type so as to form a second PN junction with said second region, an insulating coating disposed on said surface and covering at least one of said two junctions at said surface, said coating having openings on top of said respective second and third regions, and two metallic layers partly overlaid upon said insulating coating and insulated from each other, said metallic layers being in ohmic contact through said openings with said respective second and third regions, one of the metallic layers electrically connecting the parts of the second region within the meshes of the third region to each other in parallel and the other of the metallic layers being in individual contact with the third region at the spaced apart points of intersection formed by the strips of the third region.
Claim 3
Dependent Claim
40 words
In a semiconductor device according to claim 1, said second region having more than one-half the number of said individually surrounded surface portions in contact with one of said metallic layers and being thereby connected in parallel with one another.
Claim 4
Dependent Claim
18 words
In a semiconductor device according to claim 1, said two metallic layers consisting both of the same material.
Claim 5
Dependent Claim
17 words
In a semiconductor device according to claim 1, said two metallic layers consisting of different materials respectively.
Claim 6
Dependent Claim
16 words
In a semiconductor device according to claim 1, each of said three regions containing indiffused dopant.
Claim 7
Dependent Claim
27 words
In a semiconductor device according to claim 1, said two metallic layers being located on respectively different levels, and an insulating layer intermediate said two metallic layers.
Claim 8
Dependent Claim
20 words
In a semiconductor device according to claim 1, said insulating coating consisting substantially of a compound of said semiconductor material.
Claim 9
Dependent Claim
17 words
In a semiconductor device according to claim 1, said insulating coating being composed of a metallic oxide.
Claim 10
Dependent Claim
21 words
In a semiconductor device according to claim 1, said semiconductor body being a wafer of uniform resistivity throughout said first region.
Claim 11
Dependent Claim
244 words
A transistor comprising a semiconductor body having a collector region of one conductivity type, a base region of the other conductivity type adjacent to said collector region and forming therewith a first PN junction, a emitter region embedded in said base region at the surface thereof and having parallel to said surface a mesh-grid configuration for providing high frequency, high power outputs, said mesh-grid configuration having a plurality of strips forming therebetween mesh windows in which said base region forms respective surface portions individually surrounded by said mesh-grid emitter region, said emitter region extending from said surface into said base region a distance short of said first junction and having said one conductivity type so as to form a second PN junction with said base region, an insulating coating disposed on said surface and covering at least one of said two junctions at said surface, said coating having openings on top of said respective base and emitter regions, and two metallic layers partly overlaid upon said insulating coating and insulated from each other, said metallic layers being in ohmic contact through said openings with said respective base and emitter regions, one of the metallic layers electrically connecting the parts of the base region within the meshes of the emitter region to each other in parallel and the other of the metallic layers being in individual contact with the emitter region exclusively at the points of intersection formed by the strips of the emitter region.
Claim 12
Dependent Claim
244 words
A transistor comprising a semiconductor body having a collector region of one conductivity type, a base region of the other conductivity type adjacent to said collector region and forming therewith a first PN junction, a emitter region embedded in said base region at the surface thereof and having parallel to said surface a mesh-grid configuration for providing high frequency, high power outputs, said mesh-grid configuration having a plurality of strips forming therebetween mesh windows in which said base region forms respective surface portions individually surrounded by said mesh-grid emitter region, said emitter region extending from said surface into said base region a distance short of said first junction and having said one conductivity type so as to form a second PN junction with said base region, an insulating coating disposed on said surface and covering at least one of said two junctions at said surface, said coating having openings on top of said respective base and emitter regions, and two metallic layers partly overlaid upon said insulating coating and insulated from each other, said metallic layers being in ohmic contact through said openings with said respective base and emitter regions, one of the metallic layers electrically connecting the parts of the base region within the meshes of the emitter region to each other in parallel and the other of the metallic layers being in individual contact with the emitter region exclusively at the points of intersection formed by the strips of the emitter region.
Claim 13
Dependent Claim
23 words
In a transistor according to claim 10, said semiconductor body consisting of silicon, and said collector and emitter regions being of N-conductivity type.
Claim 14
Dependent Claim
15 words
In a transistor according to claim 11, said two metallic layers consisting substantially of aluminum.
Claim 15
Dependent Claim
225 words
A semiconductor device comprising a semiconductor substrate having one conduction type, a first planar region formed on one surface of said substrate and having a conduction type opposite to the conduction type of said substrate, a second planar region formed within said first planar region and having a depth therewithin smaller than the depth of said first region, the planar shape of said second region being mesh-grid formed of a plurality of intersecting strips, said second region having a conduction type identical to the conduction type of said substrate, an insulating film covering and protecting the surface of said substrate, and two metal layers formed on said insulating film and insulated from each other, said insulating film being formed with mutually spaced-apart holes overlying respective spaced-apart points of intersection of said plurality of strips of said second region and parts on said first region located within the meshes of said second region, said two metal layers having ohmic contact with said first and second region through said holes formed in said insulating film, one of said two metal layers connecting the parts of said first region within the meshes of said second region in parallel and the other of said two metal layers being in contact with said second region exclusively at said spaced-apart points of intersection formed by the strips of said second region.
Claim 16
Dependent Claim
225 words
A semiconductor device comprising a semiconductor substrate having one conduction type, a first planar region formed on one surface of said substrate and having a conduction type opposite to the conduction type of said substrate, a second planar region formed within said first planar region and having a depth therewithin smaller than the depth of said first region, the planar shape of said second region being mesh-grid formed of a plurality of intersecting strips, said second region having a conduction type identical to the conduction type of said substrate, an insulating film covering and protecting the surface of said substrate, and two metal layers formed on said insulating film and insulated from each other, said insulating film being formed with mutually spaced-apart holes overlying respective spaced-apart points of intersection of said plurality of strips of said second region and parts on said first region located within the meshes of said second region, said two metal layers having ohmic contact with said first and second region through said holes formed in said insulating film, one of said two metal layers connecting the parts of said first region within the meshes of said second region in parallel and the other of said two metal layers being in contact with said second region exclusively at said spaced-apart points of intersection formed by the strips of said second region.
References Cited (Backward Citations)
US3922706A
Cited
US3457631A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-10-17 | 1981-04-18 | 1981-10-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-10-17 | 1985-04-18 | 1985-10-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-10-17 | 1989-04-18 | 1989-10-18 | $7700.00 | Window Closed / Lapsed |