← Back to Patent Explorer
US4053879A Expired / Lapsed US ⏱️ 0.0 years remaining

Fail safe digital code rate generator

Assignee: SASIB SpA Bologna
•
Filing: 1975-06-20
•
Granted: 1977-10-11
•
Expires: 1995-06-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital code rate generator comprises a digital number generator driven by a clock running at an appropriate frequency. Preferably the digital number generator is arranged to simultaneously generate digital representations for a plurality of different numbers. These different digital representations are provided to a selector which passes one of said digital representations to an accumulator. The accumulator continually sums the digital representations provided to it by the selector. An output of the accumulator is connected to an overflow detector which is distinctively operated when the sum of the digital representations provided to the accumulator exceeds the capacity of the accumulator. By selecting the frequency of the clock and the particular digital representation which passes the selector, the rate of operation of the overflow detector can be controlled. The output of the overflow detector thus comprises any one of a number of selectable digitally generated code rates. In another embodiment of the invention the output of the overflow detector is connected to an NAND gate whose other input is provided by the output of a divider, whose input is connected to the clock. The divider is so arranged that its output constitutes the signal carrier in a signaling system. The output of the NAND gate thus comprises a coded carrier which is turned on and off at the code rate generated by the digital code rate generator.

Inventors

  • 👤 Robert Anderson

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 00:25
CPC Classifications
G; G08; G08C; G08C19/00; G08C19/16; G08C19/26; G06; G06F; G06F7/00; G06F7/60; G06F7/68

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 210 words
A digital code rate generator with fail-safe attributes for generating a code rate, said digital code rate generator comprising: clock means generating a continuous pulse train at a determined repetition rate, first means, driven by said clock means pulse train for generating a digital representation of a multi-digit decimal number, said digital representation comprising a single serial pulse stream of determined duration, said first means repetitively generating said representation, a representation generated in response to each clock pulse train segment an accumulator having a numerical capacity and means connecting said accumulator to said first means, for summing, in said accumulator, the representations of said digital number passed by said connecting means, an overflow detector operated by said accumulator when the sum of digital representations passed to said accumulator exceeds said accumulator numerical capacity, to produce a signal, continued operation of said clock means, first means, accumulator and overflow detector producing additional signals, dividing means driven by said clock means, a multi-input gate, one of said gate inputs connected to said overflow detector and another said input connected to said divider, whereby said overflow detector produces a timed series of signals corresponding to a code rate, and said gate produces an output comprising a modulated carrier, modulated at said code rate.
Claim 2
Dependent Claim 210 words
A digital code rate generator with fail-safe attributes for generating a code rate, said digital code rate generator comprising: clock means generating a continuous pulse train at a determined repetition rate, first means, driven by said clock means pulse train for generating a digital representation of a multi-digit decimal number, said digital representation comprising a single serial pulse stream of determined duration, said first means repetitively generating said representation, a representation generated in response to each clock pulse train segment an accumulator having a numerical capacity and means connecting said accumulator to said first means, for summing, in said accumulator, the representations of said digital number passed by said connecting means, an overflow detector operated by said accumulator when the sum of digital representations passed to said accumulator exceeds said accumulator numerical capacity, to produce a signal, continued operation of said clock means, first means, accumulator and overflow detector producing additional signals, dividing means driven by said clock means, a multi-input gate, one of said gate inputs connected to said overflow detector and another said input connected to said divider, whereby said overflow detector produces a timed series of signals corresponding to a code rate, and said gate produces an output comprising a modulated carrier, modulated at said code rate.
Claim 3
Dependent Claim 42 words
The apparatus of claim 1 in which said first means is capable of producing one of a plurality of digital representations of a multi-digit decimal number, and further includes selecting means for selecting a one of said digital representations to be produced.
Claim 4
Dependent Claim 111 words
A code rate generator having fail-safe attributes, including clock means, a number generator driven by said clock means for repetitively producing a digital representation of a number, summing means connected to said number generator for summing said digital representation repetitively produced by said number generator, overflow means operated by said summing means whenever a quantity summed in said summing means exceeds a predetermined amount, to produce a signal train at a code rate; wherein the improvement comprises dividing means operated by said clock means to produce a carrier and gate means driven by said carrier and said signal train whereby said gate means generates a carrier coded at said code rate.
Claim 5
Dependent Claim 111 words
A code rate generator having fail-safe attributes, including clock means, a number generator driven by said clock means for repetitively producing a digital representation of a number, summing means connected to said number generator for summing said digital representation repetitively produced by said number generator, overflow means operated by said summing means whenever a quantity summed in said summing means exceeds a predetermined amount, to produce a signal train at a code rate; wherein the improvement comprises dividing means operated by said clock means to produce a carrier and gate means driven by said carrier and said signal train whereby said gate means generates a carrier coded at said code rate.
Claim 6
Dependent Claim 70 words
The apparatus of claim 3 wherein said number generator includes counting means having a plurality of outputs, each of said outputs producing a pulse train of different predetermined repetition rate in response to operation of said clock means, a plurality of multi-input logic gates, with inputs of said logic gates selectively connected to different outputs of said counter, and connecting means connecting said multi-input logic gates to said summing means.
Claim 7
Dependent Claim 27 words
The apparatus of claim 4 wherein said connecting means selects the output of a single one of said multi-input logic gates for connection to said summing means.
Claim 8
Dependent Claim 54 words
The apparatus of claim 4 wherein said summing means includes a plurality of accumulators and said overflow means includes a plurality of overflow detectors, said connecting means connecting different ones of said multi-input logic gates to different ones of said accumulators, each of said accumulators connected to a different one of said overflow detectors.

References Cited (Backward Citations)

US3088099A Cited
US3555201A Cited
US3590226A Cited
US3525039A Cited
US3670248A Cited
US3609729A Cited
US3657658A Cited
US3885228A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-10-10 1981-04-11 1981-10-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-10-10 1985-04-11 1985-10-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-10-10 1989-04-11 1989-10-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag