← Back to Patent Explorer
US4053870A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital signal level comparison device

Assignee: Siemens AG
•
Filing: 1975-08-25
•
Granted: 1977-10-11
•
Expires: 1995-08-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital level comparison device having a digitally controlled switching network for adding or removing attenuation from a signal channel is described. The device includes a binary counter having an input for pulses corresponding to the received signal level and a timing input for receiving clock pulses corresponding to a predetermined nominal level. The counter is graduated in stages, each of which has an output leading to the aforementioned switching network. Within each stage interval, on one side thereof, there is a first additional interval, and on the other side of that stage interval there is a second additional interval. If the counter reading falls within a first additional interval the predetermined nominal level value is reduced by a given value, and if the counter reading falls within a second additional interval the nominal level value is increased by a given value.

Inventors

  • 👤 Werner Noe

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 09:33
CPC Classifications
H; H04; H04B; H04B3/00; H04B3/02; H04B3/20

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 202 words
In a digital level comparison device having a binary counter, a switching network responsive thereto for adding and removing attenuation from a signal channel, an input to said binary counter for receiving an output from said signal channel and a clock generator producing clock pulses corresponding to a predetermined nominal signal level coupled to said binary counter, said counter having a plurality of stages, each stage having an output coupled to said switching network for delivering thereto an output signal when the counter registration has advanced to that stage, each said stage corresponding to a predetermined attenuation interval thereby forming a plurality of attenuation interval stages, the improvement comprising: first and second additional attenuation interval stages forming portions of said attenuation intervals, each attenuation interval corresponding to a said counter stage, and arranged such that advancement of said counter to said first additional interval will cause reduction of said predetermined nominal signal level by a given value and advancement of said counter to said second additional interval will increase said nominal signal level by a given value and means connecting said first and second additional interval stages to said clock generator for altering the output thereof in accordance with the counter registration.
Claim 2
Dependent Claim 202 words
In a digital level comparison device having a binary counter, a switching network responsive thereto for adding and removing attenuation from a signal channel, an input to said binary counter for receiving an output from said signal channel and a clock generator producing clock pulses corresponding to a predetermined nominal signal level coupled to said binary counter, said counter having a plurality of stages, each stage having an output coupled to said switching network for delivering thereto an output signal when the counter registration has advanced to that stage, each said stage corresponding to a predetermined attenuation interval thereby forming a plurality of attenuation interval stages, the improvement comprising: first and second additional attenuation interval stages forming portions of said attenuation intervals, each attenuation interval corresponding to a said counter stage, and arranged such that advancement of said counter to said first additional interval will cause reduction of said predetermined nominal signal level by a given value and advancement of said counter to said second additional interval will increase said nominal signal level by a given value and means connecting said first and second additional interval stages to said clock generator for altering the output thereof in accordance with the counter registration.
Claim 3
Dependent Claim 79 words
The improved digital level comparison device defined in claim 1 wherein said switching network comprises logic gate means having inputs connected to each said stage output and a plurality of storage means having, respectively, an input connected to one of a plurality of outputs from said logic gate means, the outputs of each storage means being connected to control leads which, respectively, provide outputs responsive to which particular attenuation values are added to or removed from a signal channel.
Claim 4
Dependent Claim 39 words
The improved digital level comparison device defined in claim 2 further comprising means for erasing the contents of predetermined ones of said storage means when an output signal from a said stage is received by its associated storage means.

References Cited (Backward Citations)

US3146313A Cited
US3308286A Cited
US3346844A Cited
US3510682A Cited
US3735264A Cited
US3577084A Cited
US3632996A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-10-10 1981-04-11 1981-10-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-10-10 1985-04-11 1985-10-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-10-10 1989-04-11 1989-10-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag