US4051387A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed ecl one-shot multivibrator
Assignee: Motorola Solutions Inc
•
Filing: 1976-07-01
•
Granted: 1977-09-27
•
Expires: 1996-07-01
Abstract
Abstract A versatile ECL one-shot having the following features: retriggerable, resettable, input trigger controllability, voltage controllability and a high speed input is provided which bypasses the input circuit for minimum output delay. The ECL one-shot includes an input circuit, a timing gate flip-flop, a retrigger gate flip-flop, and a timing circuit including an active recovery circuit for rapidly recharging a discrete external capacitor in a matter of a few nanoseconds after discharge.
Inventors
- 👤 Stephen Read Black
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 10:05
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/01; H03K5/04; H03K5/13
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
156 words
An ECL one-shot logic circuit comprising: a. input circuit means for receiving input signals and having at least one output, b. timing gate flip-flop means having a first input terminal coupled to said at least one output of said input circuit means and generating a first digital control signal, c. retrigger gate flip-flop means having a second input terminal coupled to said at least one output of said input circuit means and generating a second digital control signal, d. timing circuit means coupled to and being responsive to said first and second digital control signals for providing an output which is coupled to said timing gate flip-flop means and said retrigger gate flip-flop means for controlling output pulse length of said one-shot, and e. output gate means for generating an output for said one-shot logic circuit and being responsive to and coupled to said input circuit means and to said first and second digital control signals.
Claim 2
Dependent Claim
156 words
An ECL one-shot logic circuit comprising: a. input circuit means for receiving input signals and having at least one output, b. timing gate flip-flop means having a first input terminal coupled to said at least one output of said input circuit means and generating a first digital control signal, c. retrigger gate flip-flop means having a second input terminal coupled to said at least one output of said input circuit means and generating a second digital control signal, d. timing circuit means coupled to and being responsive to said first and second digital control signals for providing an output which is coupled to said timing gate flip-flop means and said retrigger gate flip-flop means for controlling output pulse length of said one-shot, and e. output gate means for generating an output for said one-shot logic circuit and being responsive to and coupled to said input circuit means and to said first and second digital control signals.
Claim 3
Dependent Claim
30 words
An ECL one-shot logic circuit according to claim 1 wherein said input circuit means includes a Schmidt trigger circuit and a differentiator flip-flop circuit coupled to said Schmidt trigger circuit.
Claim 4
Dependent Claim
38 words
An ECL one-shot logic circuit according to claim 2 wherein said input circuit means further includes a second Schmidt trigger circuit, a second differentiator flip-flop, and a wire ORed gate coupled to said first and second differentiator flip-flops.
Claim 5
Dependent Claim
38 words
An ECL one-shot logic circuit according to claim 3 wherein said first and second Schmidt triggers are coupled to receive a plus enable signal and a minus enable signal respectively for enabling said first and second Schmidt triggers.
Claim 6
Dependent Claim
34 words
An ECL one-shot logic circuit according to claim 4 wherein said timing circuit means includes a timing circuit and an output Schmidt and level detector means coupled to the output of said timing circuit.
Claim 7
Dependent Claim
18 words
An ECL one-shot logic circuit according to claim 5 wherein said timing circuit includes a discrete external capacitor.
Claim 8
Dependent Claim
18 words
An ECL one-shot logic circuit according to claim 6 wherein said timing circuit includes an external discrete resistor.
Claim 9
Dependent Claim
50 words
An ECL one-shot logic circuit according to claim 7 wherein said timing circuit means includes said timing circuit coupled to a third input terminal means and being responsive to an external timing interval control signal on said third input terminal means for altering the output pulse length of said one-shot.
Claim 10
Dependent Claim
29 words
An ECL one-shot logic circuit according to claim 8 wherein said input means includes high speed input terminal means for directly coupling an input signal through said input means.
References Cited (Backward Citations)
US3484624A
Cited
US3536935A
Cited
DE2030841A1
Cited
US3576496A
Cited
US3588543A
Cited
US3768026A
Cited
US3781573A
Cited
US3820029A
Cited
US3999085A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-09-26 | 1981-03-28 | 1981-09-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-09-26 | 1985-03-28 | 1985-09-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-09-26 | 1989-03-28 | 1989-09-27 | $7700.00 | Window Closed / Lapsed |