§
Luxuse
Patent Intelligence
Sign In
← Back to Patent Explorer
US4047195A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor structure

Assignee: C&T ASIC Inc A CORP OF
•
Filing: 1975-09-22
•
Granted: 1977-09-06
•
Expires: 1995-09-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Semiconductor structure having a plurality of isolated islands in which semiconductor devices are formed and which are interconnected to form an integrated circuit. The islands are isolated from each other by a combination of dielectric isolation in the form of moats and regions of higher conductivity extending downwardly into the semiconductor body from the moats. The semiconductor body from which the semiconductor structure is formed has a surface with a <100> orientation. An etch resistant mask is formed on the surface. An anisotropic etch is utilized to provide a plurality of isolation moats extending downwardly from the surface and having inclined side walls oriented along a crystal plane different from the <100> plane and having bottom walls oriented along the <100> crystal plane of the semiconductor body. The side walls and the bottom walls of the moats are oxidized. The oxide on the bottom walls is then removed. Impurities are then caused to enter through the bottom walls to form regions of increased impurity concentration extending down from the bottom walls. Oxide is regrown on the bottom walls and the moats are filled. Devices forming parts of integrated circuits are formed in the islands. The devices are interconnected by leads extending over the moats.

Inventors

  • 👤 David F. Allison

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 19:27
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D62/00; H10D62/40; H10D62/405; H10W; H10W10/00; H10W10/01; H10W10/021; H10W10/20

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 150 words
In a semiconductor structure, a body of crystalline semiconductor material and having an upper surface lying in the <100> crystalline plane, isolation moats extending downwardly through said surface and being defined by side walls lying in a crystalline plane different from the <100> crystalline plane and having a bottom wall lying generally in the <100> crystalline plane to provide at said surface isolated islands, bipolar devices formed in the isolated islands, a layer of insulating material insufficient to fill the moats covering said side walls and said bottom walls of said moats regions of higher impurity concentration than that of the semiconductor body extending downardly from the moats and into the semiconductor body, and a PN junction formed in the body of semiconductor material extending between the moats and below the bipolar devices, said regions extending through the PN junction and making contact with the side walls of the moats.
Claim 2
Dependent Claim 150 words
In a semiconductor structure, a body of crystalline semiconductor material and having an upper surface lying in the <100> crystalline plane, isolation moats extending downwardly through said surface and being defined by side walls lying in a crystalline plane different from the <100> crystalline plane and having a bottom wall lying generally in the <100> crystalline plane to provide at said surface isolated islands, bipolar devices formed in the isolated islands, a layer of insulating material insufficient to fill the moats covering said side walls and said bottom walls of said moats regions of higher impurity concentration than that of the semiconductor body extending downardly from the moats and into the semiconductor body, and a PN junction formed in the body of semiconductor material extending between the moats and below the bipolar devices, said regions extending through the PN junction and making contact with the side walls of the moats.
Claim 3
Dependent Claim 17 words
A semiconductor structure as in claim 1 together with MOS type devices formed in said isolated islands.
Claim 4
Dependent Claim 17 words
A semiconductor structure as in claim 1 wherein said side walls lie in the <111> crystalline plane.
Claim 5
Dependent Claim 17 words
A semiconductor structure as in claim 1 wherein said side walls lie in the <110> crystalline plane.
Claim 6
Dependent Claim 64 words
A semiconductor structure as in claim 1 together with an insulating material filling said moats so that said insulating material has a surface which is substantially flush with the surface of the semiconductor body, devices formed in the islands in the semiconductor body and lead means interconnecting the devices and extending over the moats and being adherent to the insulating material filling the moats.
Claim 7
Dependent Claim 33 words
A semiconductor structure as in claim 1 wherein said semiconductor body includes an epitaxial layer and wherein said moats in combination with said regions of greater impurity concentration extend through the epitaxial layer.
Claim 8
Dependent Claim 36 words
A semiconductor structure as in claim 1 wherein the layer of insulating material on the side walls forming the moats is substantially thicker than the layer of insulating material on the bottom walls of the moats.

References Cited (Backward Citations)

US3386865A Cited
US3623218A Cited
US3659160A Cited
US3755001A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-09-05 1981-03-07 1981-09-06 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-09-05 1985-03-07 1985-09-06 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-09-05 1989-03-07 1989-09-06 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag