US4038643A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Microprogramming control system
Assignee: Unisys Corp
•
Filing: 1975-11-04
•
Granted: 1977-07-26
•
Expires: 1995-11-04
Abstract
Abstract Improved means and methods for controlling the sequencing and branching of microinstructions in a microprogrammed digital data processing system. Microinstructions are stored without replication in a programmable read-only control memory and corresponding microinstruction addresses and associated test select bits are stored in a separate programmable read-only memory having an instruction address storage capacity which is a predetermined multiple of the number of microinstructions in the control memory depending upon the branching capability desired. A common address register is used for both of the control and address memories, the remaining portion of the control memory addressing being derived from testing particular system conditions selected by test select signals obtained from the address memory. The mapping of microinstruction addresses and test select bits in the multiple storage locations in the address memory are chosen in conjunction with the addressing provided by the common address register and the results of testing selected system conditions so that a significant portion of the microinstruction sequencing and branching logic normally required to perform a microroutine is instead provided by the operation of the address memory in a highly flexible and unrestricted manner.
Inventors
- 👤 Dongsung Robert Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-24 05:12
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/22; G06F9/26; G06F9/262; G06F9/264; G06F9/261
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
206 words
In a data processing system, microprogramming control means comprising: a control memory for storing microinstructions at selectively addressable locations thereof; an address memory for storing microinstruction addresses at selectively addressable locations thereof; a first addressing means responsive to a microinstruction read out from said address memory for applying first address data to both said control memory and said address memory; said control memory being responsive to said first address data for reading out a selected microinstruction for performance by said system; and additional addressing means responsive to predetermined operations of said system for applying additional address data to said address memory; said address memory being jointly responsive to said first address data and said additional address data for reading out a microinstruction address from a selected location to said first addressing means for use as a next microinstruction address; said address memory having microinstruction addresses mapped in the storage locations thereof such that said first address data applied thereto designates a predetermined plurality of storage locations each storing a possible next microinstruction address, while said additional address data determines which one of said predetermined plurality of storage locations is to have its possible next microinstruction address read out therefrom for application to said first addressing means.
Claim 2
Dependent Claim
206 words
In a data processing system, microprogramming control means comprising: a control memory for storing microinstructions at selectively addressable locations thereof; an address memory for storing microinstruction addresses at selectively addressable locations thereof; a first addressing means responsive to a microinstruction read out from said address memory for applying first address data to both said control memory and said address memory; said control memory being responsive to said first address data for reading out a selected microinstruction for performance by said system; and additional addressing means responsive to predetermined operations of said system for applying additional address data to said address memory; said address memory being jointly responsive to said first address data and said additional address data for reading out a microinstruction address from a selected location to said first addressing means for use as a next microinstruction address; said address memory having microinstruction addresses mapped in the storage locations thereof such that said first address data applied thereto designates a predetermined plurality of storage locations each storing a possible next microinstruction address, while said additional address data determines which one of said predetermined plurality of storage locations is to have its possible next microinstruction address read out therefrom for application to said first addressing means.
Claim 3
Dependent Claim
18 words
The invention in accordance with claim 1, wherein said microinstructions are stored in said control memory without replication.
Claim 4
Dependent Claim
22 words
The invention in accordance with claim 1, wherein said control memory and said address memory each comprise a programmable read only memory.
Claim 5
Dependent Claim
37 words
The invention in accordance with claim 1, wherein said first-mentioned addressing means comprises an address register for receiving a microinstruction address read out from said address memory and for providing address signals constituting said first address data.
Claim 6
Dependent Claim
36 words
The invention in accordance with claim 4, wherein said additional addressing means includes means for testing selected conditions of said data processing system and in response thereto deriving additional address signals constituting said additional address data.
Claim 7
Dependent Claim
66 words
The invention in accordance with claim 4, wherein during each of a plurality of repetitively occurring machine cycles a selected microinstruction is read out from said control memory in response to a current microinstruction address in said address register following which a next microinstruction address is read out from said address memory into said address register for addressing said control memory in the next machine cycle.
Claim 8
Dependent Claim
42 words
The invention in accordance with claim 1, wherein said address memory additionally contains test select data which is stored along with respective ones of said microinstruction addresses and which is read out from said address memory along with its respective microinstruction address.
Claim 9
Dependent Claim
45 words
The invention in accordance with claim 7, wherein said additional addressing means includes means for testing selected conditions of said data processing system as determined by corresponding test select data read out from said address memory and in response thereto deriving said additional address data.
Claim 10
Dependent Claim
45 words
The invention in accordance with claim 8, wherein said additional addressing means comprises a multiplexer having said selected conditions applied thereto as inputs, having said corresponding test select data applied thereto as an address, and having said additional address data provided as an output therefrom.
Claim 11
Dependent Claim
81 words
The invention in accordance with claim 1, wherein the mapping of microinstruction addresses in said address memory is chosen so that a first predetermined plurality of storage locations designatable by predetermined first address data has the same microinstruction address stored in each storage location, whereby to provide that the same next microinstruction address will be read out from said address memory in response to said predetermined first address data regardless of the value of said additional address data jointly applied thereto.
Claim 12
Dependent Claim
83 words
The invention in accordance with claim 10, wherein the mapping of microinstruction addresses in said address memory is further chosen so that a second predetermined plurality of storage locations designatable by other predetermined first address data has different microinstruction addresses stored in at least two storage locations thereof, whereby the particular next microinstruction address read out from said address memory in response to said other predetermined first address data will be dependent upon the value of said additional address data jointly applied thereto.
Claim 13
Dependent Claim
32 words
The invention in accordance with claim 11, wherein said additional addressing means includes means for testing selected conditions of said data processing system and in response thereto deriving said additional address data.
Claim 14
Dependent Claim
42 words
The invention in accordance with claim 12, wherein said address memory additionally contains test select data which is stored along with respective ones of said microinstruction addresses and which is read out from said address memory along with its respective microinstruction address.
Claim 15
Dependent Claim
45 words
The invention in accordance with claim 13, wherein said additional addressing means includes means for testing selected conditions of said data processing system as determined by corresponding test select data read out from said address memory and in response thereto deriving said additional address data.
Claim 16
Dependent Claim
45 words
The invention in accordance with claim 14, wherein said additional addressing means comprises a multiplexer having said selected conditions applied thereto as inputs, having said corresponding test select data applied thereto as an address, and having said additional address data provided as an output therefrom.
Claim 17
Dependent Claim
67 words
The invention in accordance with claim 14, wherein the storage of microinstruction addresses and test select data in said address memory is further chosen so that at least one particular microinstruction address is stored at a first storage location of said address memory along with test select data and is also stored at a second storage location of said address memory along with different test select data.
Claim 18
Dependent Claim
39 words
The invention in accordance with claim 16, wherein said first and second storage locations of said address memory are contained within a common predetermined plurality of storage locations so as to be designatable by the same first address data.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-07-25 | 1981-01-24 | 1981-07-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-07-25 | 1985-01-24 | 1985-07-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-07-25 | 1989-01-24 | 1989-07-26 | $7700.00 | Window Closed / Lapsed |