Patent US4032755A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4032755A Expired / Lapsed US ⏱️ 0.0 years remaining

Process control apparatus

Assignee: Lucas Electrical Co Ltd
•
Filing: 1975-06-16
•
Granted: 1977-06-28
•
Expires: 1995-06-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process control apparatus, for example for internal combustion engine fuel injection control, includes a digital memory which produces an n-bit digital output in accordance with two independently variable input signals. The m most significant bits are transferred to a counter which is clocked to give a pulse length output. The n-m least significant bits control a logic circuit which is used to program another counter which is used to introduce an added delay to each output pulse. This arrangement enables higher resolution to be obtained using a limited size main counter.

Inventors

  • 👤 Nicholas John Bard
  • 👤 Malcolm Williams

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 09:43
CPC Classifications
F; F02; F02D; F02D41/00; F02D41/24; F02D41/2406; F02D41/2409; F02D41/2416

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 169 words
Process control apparatus for producing a pulse length modulated output, modulated in accordance with two different input parameters, and comprising a digital memory unit which produces an n-bit digital output signal dependent upon two independent digital input signals, an m-bit digital programme counter (where m is less than n) that is clocked cyclically and programmable by the m most significant bits of the digital output signal of the digital memory unit, a clock pulse source, a gate controlling admission of clock pulses cyclically to the counter, a delay circuit connected to control said gate and a sampling circuit connected to the n-m least significant bit or bits of the memory unit to vary the delay introduced by said delay circuit in accordance with said least significant bit or bits during alternate cycles of the counter, the output pulse length being determined by the sum of said delay and the time taken to clock the counter from the count programmed by the m most significant bits to a predetermined count.
Claim 2
Dependent Claim 169 words
Process control apparatus for producing a pulse length modulated output, modulated in accordance with two different input parameters, and comprising a digital memory unit which produces an n-bit digital output signal dependent upon two independent digital input signals, an m-bit digital programme counter (where m is less than n) that is clocked cyclically and programmable by the m most significant bits of the digital output signal of the digital memory unit, a clock pulse source, a gate controlling admission of clock pulses cyclically to the counter, a delay circuit connected to control said gate and a sampling circuit connected to the n-m least significant bit or bits of the memory unit to vary the delay introduced by said delay circuit in accordance with said least significant bit or bits during alternate cycles of the counter, the output pulse length being determined by the sum of said delay and the time taken to clock the counter from the count programmed by the m most significant bits to a predetermined count.
Claim 3
Dependent Claim 94 words
Apparatus as claimed in claim 1 in which said delay circuit includes a further counter the most significant bits of which are set in each cycle to constant values and the least significant bit of which is set in accordance with the n-m least significant bits of the programme counter and a control circuit directing clock pulses to the further counter instead of the programme counter for a period during each cycle to delay the commencement of clocking of the programme counter for a period determined by the count set in the further counter.
Claim 4
Dependent Claim 48 words
Apparatus as claimed in claim 2 in which the setting of the least significant bit of said further counter is controlled by a logic circuit having inputs connected to the n-m least significant bit outputs of the memory unit and to "carry-out" output terminal of the programme counter.
Claim 5
Dependent Claim 53 words
An internal combustion engine fuel injection system comprising a plurality of fuel injectors which are electrically operable and a process control apparatus as claimed in claim 1 controlling the length of time of opening said injectors, the memory unit being addressed by signals derived from two transducers sensitive to independently variable engine parameters.

References Cited (Backward Citations)

US3835819A Cited
US3838397A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-06-27 1980-12-27 1981-06-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-06-27 1984-12-27 1985-06-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-06-27 1988-12-27 1989-06-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag