Patent US4024386A successfully refreshed from Google Patents.
US4024386A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Electronic calculator or digital processor chip having test mode of operation
Assignee: Texas Instruments Inc
•
Filing: 1974-11-19
•
Granted: 1977-05-17
•
Expires: 1994-11-19
Abstract
Abstract An MOS/LSI semiconductor chip for providing the functions of an electronic calculator or digital processor includes a data memory, an arithmetic unit for executing operations on data, and a control arrangement for defining the functioning of the machine including a ROM for storing a large number of instruction words, and control decoders for receiving instruction words from the ROM and producing various commands for the control arrangement. Separate X and Y address registers are provided for selecting the location in the ROM for the next instruction. Input and output terminals are provided, as for keyboard input, and display output. A test mode of operation is provided for quality control upon completion of manufacture of the chip. The test mode allows the entire ROM to be tested by reading in addresses to the address registers from external, loading the resulting instruction word into the Y address register, and reading out the instruction word from the Y register, all under control of simulated keyboard inputs using the standard terminals. Further, normal operating sequences can be initiated by simulating a branch to the desired location and allowing the system to continue under its own control for a selected operation.
Inventors
- 👤 Edward R. Caudel
- 👤 Joseph H. Raymond, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 08:15
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2205; G06F11/2236; G06F11/26; G06F11/273; G06F11/277; G06F11/261
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
142 words
In a semiconductor chip for providing the functions of a digital processor of the type having a read-only-memory for storing a large number of instruction words, control means connected to receive the instruction words from the read-only-memory and produce commands for defining operating sequences, address register means for defining a location in the read-only-memory, a plurality of input terminals and output terminals for entering and reading out numerical and operational information, the improvement comprising: means for providing a test mode of operation for the semiconductor chip, including coupling means for connecting at least one of said terminals to the address register means for reading in a specific address, and means for loading the instruction word from the read-only-memory for such address into at least part of the address register means and for reading out such instruction word via one of said terminals.
Claim 2
Dependent Claim
142 words
In a semiconductor chip for providing the functions of a digital processor of the type having a read-only-memory for storing a large number of instruction words, control means connected to receive the instruction words from the read-only-memory and produce commands for defining operating sequences, address register means for defining a location in the read-only-memory, a plurality of input terminals and output terminals for entering and reading out numerical and operational information, the improvement comprising: means for providing a test mode of operation for the semiconductor chip, including coupling means for connecting at least one of said terminals to the address register means for reading in a specific address, and means for loading the instruction word from the read-only-memory for such address into at least part of the address register means and for reading out such instruction word via one of said terminals.
Claim 3
Dependent Claim
69 words
A semiconductor chip according to claim 1 wherein the address register means includes separate X and Y address registers for the read-only-memory, and means are included in the coupling means for reading in parts of said specific address serially to the Y register via one terminal and for reading in other parts of said specific address to the X address register in parallel via a plurality of said terminals.
Claim 4
Dependent Claim
22 words
A semiconductor chip according to claim 2 wherein the means for reading in parts of the specific address includes time multiplex means.
Claim 5
Dependent Claim
156 words
In a semiconductor chip of the type providing the functions of a digital processor, the chip having a read-only-memory for storing a large number of instruction words, control means connected to receive the instruction words from the read-only-memory and produce commands for defining operating sequences, address register means for defining a location in the read-only-memory, a plurality of input and output terminals for entering and reading out numerical and operational information, the improvement comprising: means for providing a test mode of operation including means for connecting at least one of said terminals to the address register means for reading in a specific address, the resulting instruction word being coupled to the control means, and means for selectively causing the instruction word in the control means to produce processor operations and in the alternative loading the instruction word back into part of the address register means and reading out such instruction word via one of said terminals.
Claim 6
Dependent Claim
156 words
In a semiconductor chip of the type providing the functions of a digital processor, the chip having a read-only-memory for storing a large number of instruction words, control means connected to receive the instruction words from the read-only-memory and produce commands for defining operating sequences, address register means for defining a location in the read-only-memory, a plurality of input and output terminals for entering and reading out numerical and operational information, the improvement comprising: means for providing a test mode of operation including means for connecting at least one of said terminals to the address register means for reading in a specific address, the resulting instruction word being coupled to the control means, and means for selectively causing the instruction word in the control means to produce processor operations and in the alternative loading the instruction word back into part of the address register means and reading out such instruction word via one of said terminals.
Claim 7
Dependent Claim
66 words
In a semiconductor chip according to claim 4, the means for providing a test mode of operation including means connected to the address register means for updating the address in said adddress register means when each instruction word is read out of the read-only-memory, and including disabling means connected to such means for updating via one of said terminals when in the test mode of operation.
Claim 8
Dependent Claim
60 words
In a semiconductor chip according to claim 5, the means for providing a test mode of operation including means connected to the address register means for branching to a new address contained in an instruction word, and separate controller means are connected to the disabling means and the means for branching the controller means being separately controlled from said terminals.
Claim 9
Independent Claim
133 words
A method of testing a digital processor which is in the form of a semiconductor integrated circuit device including a read-only-memory for storing a large number of instruction words, control means connected to receive the instruction words from the read-only-memory and produce commands for defining operating sequences, address register means for defining a location in the read-only-memory, and a plurality of input/output terminals for entering and reading out numerical and operational information, comprising the steps of: a. connecting one of the terminals to the address register means and reading a specific address into the address register means from such terminal, b. loading the instruction word from the read-only-memory for said specific address into at least part of the address register means, and c. reading out such instruction word via one of said terminals.
Claim 10
Independent Claim
133 words
A method of testing a digital processor which is in the form of a semiconductor integrated circuit device including a read-only-memory for storing a large number of instruction words, control means connected to receive the instruction words from the read-only-memory and produce commands for defining operating sequences, address register means for defining a location in the read-only-memory, and a plurality of input/output terminals for entering and reading out numerical and operational information, comprising the steps of: a. connecting one of the terminals to the address register means and reading a specific address into the address register means from such terminal, b. loading the instruction word from the read-only-memory for said specific address into at least part of the address register means, and c. reading out such instruction word via one of said terminals.
Claim 11
Dependent Claim
37 words
A method according to claim 7 including the step of providing a control signal on at least one of said terminals to disable normal operation of part of the control means while reading in a specific address.
Claim 12
Dependent Claim
43 words
A method according to claim 8 including the steps of executing a simulated branch operation for loading the instruction word from the read-only-memory into part of said address register means and inhibiting a branching function of another part of the address register means.
Claim 13
Dependent Claim
27 words
A method according to claim 7 wherein the step of connecting and the step of loading are separately controlled by inputs to selected ones of said terminals.
Claim 14
Dependent Claim
63 words
A method according to claim 7 wherein the integrated circuit device includes means for branching to a new address contained in an instruction word, and further including the step of coupling an electrical signal from at least one of said terminals to the means for branching to thereby cause said instruction word to be loaded from the read-only-memory into the address register means.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-05-16 | 1980-11-15 | 1981-05-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-05-16 | 1984-11-15 | 1985-05-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-05-16 | 1988-11-15 | 1989-05-17 | $7700.00 | Window Closed / Lapsed |