Patent US4016564A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4016564A Expired / Lapsed US ⏱️ 0.0 years remaining

Multiple target data receiver for a collision avoidance system

Assignee: RCA Corp
•
Filing: 1975-12-22
•
Granted: 1977-04-05
•
Expires: 1995-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an interrogation vehicle, a receiver of data from a plurality of remote vehicles such as aircraft or maritime vessels in a cooperative collision avoidance system is arranged to receive such data reply signals in reply to interrogation signals. The reply signals are suitably coded in the remote vehicles to provide information in a predetermined plurality of sequential replies from each replying vehicle.

Inventors

  • 👤 Walter Lee Ross

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 22:52
CPC Classifications
G; G01; G01S; G01S13/00; G01S13/74; G01S13/76; G01S13/765; G01S13/79

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 199 words
In combination, means for receiving reply signals generated by remote stations in response to probe signals from interrogating stations, said reply signals being adapted to be received in an environment wherein signals of a type different from said reply signals may be received, all of said received signals being of predetermined duration and having a characteristic indicia of either a binary logic value of one or zero, means for detecting said received signals and generating therefrom digital signals representing a binary bit corresponding to said logic value, means for sampling said digital signals and generating therefrom a plurality of sampled signals, each sampled signal having a duration substantially less than said predetermined duration, and means for comparing the relative duration of sampled signals of one logic value with that of sampled signals of the opposite value to generate a multi-bit digital output signal manifesting a first or second binary logic value, which corresponds to that of a valid received reply signal, in accordance with the longer of said compared sampled signals or manifesting a third binary logic value, which corresponds to the absence of a valid received reply signal, when the duration of said compared sampled signals is equal.
Claim 2
Dependent Claim 199 words
In combination, means for receiving reply signals generated by remote stations in response to probe signals from interrogating stations, said reply signals being adapted to be received in an environment wherein signals of a type different from said reply signals may be received, all of said received signals being of predetermined duration and having a characteristic indicia of either a binary logic value of one or zero, means for detecting said received signals and generating therefrom digital signals representing a binary bit corresponding to said logic value, means for sampling said digital signals and generating therefrom a plurality of sampled signals, each sampled signal having a duration substantially less than said predetermined duration, and means for comparing the relative duration of sampled signals of one logic value with that of sampled signals of the opposite value to generate a multi-bit digital output signal manifesting a first or second binary logic value, which corresponds to that of a valid received reply signal, in accordance with the longer of said compared sampled signals or manifesting a third binary logic value, which corresponds to the absence of a valid received reply signal, when the duration of said compared sampled signals is equal.
Claim 3
Dependent Claim 36 words
The combination of claim 1 including means responsive to said digital output signal for encoding a pair of coded digital bits to represent either a binary logic bit or the absence of a binary logic bit.
Claim 4
Dependent Claim 104 words
The combination of claim 2 wherein a plurality of said signals in predetermined sequence define a logic word, and further, includes: storage means to store a plurality of said coded digital bit pairs corresponding to at least three of said logic words, majority logic means coupled to said storage means so that a majority vote output signal is generated by comparing corresponding bit pairs of each of said logic words, means for transferring said stored coded bit pairs into said majority logic means to generate said majority vote output signal for each of the corresponding bit pairs in a sequence corresponding to said word.
Claim 5
Dependent Claim 11 words
The combination of claim 3 wherein storage means comprises shift registers.
Claim 6
Dependent Claim 13 words
The combination of claim 3 wherein storage means comprises random accesss memories (RAMS).

References Cited (Backward Citations)

US3803608A Cited
US3887916A Cited
US3849777A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-04-04 1980-10-04 1981-04-05 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-04-04 1984-10-04 1985-04-05 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-04-04 1988-10-04 1989-04-05 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag