Patent US4015205A successfully refreshed from Google Patents.
US4015205A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Baseband signal switching arrangement for diversity reception in a PCM radio communication system
Assignee: NEC Corp
•
Filing: 1976-02-17
•
Granted: 1977-03-29
•
Expires: 1996-02-17
Abstract
Abstract A baseband signal switching arrangement for diversity reception in a PCM communication system is disclosed. The switching arrangement is characterized by the provision of a 1/n write-in frequency-dividing counter in each receiving channel to count clock signals in response to being reset by a frame signal and n buffer memory circuits for successively writing bit information of a received digital signal in response to the n frequency-divided outputs of the 1/n frequency-dividing counter. The switching arrangement further includes a 1/n read-out frequency-dividing counter which is adapted to successively read out memory outputs of one set of the n buffer memory circuits and a switching means for enabling the 1/n read-out frequency-dividing counter to selectively read out memory outputs of a given set of buffer memory circuits.
Inventors
- 👤 Kiyoshi Ikeda
- 👤 Toshihiko Mitani
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 13:21
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/062; H04L; H04L1/00; H04L1/02
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
210 words
A baseband signal switching arrangement for diversity reception in PCM communication system of the type having a receiver for each of a plurality of propagation paths, said switching arrangement comprising: a plurality of 1/n write-in frequency-dividing counters (n being a positive integer equal to or larger than 2), said 1/n write-in frequency-dividing counters being provided at respective baseband stages of the receivers for said plurality of propogation paths, each of the receivers including clock signal regenerating circuits for producing clock signals and frame synchronization circuits for producing error pulses and frame signals, said 1/n write-in counters counting said clock signals in response to being reset by a frame signal; n buffer memory circuits for successively writing bit information of a received PCM signal at each of said baseband stages in response to the n frequency-divided outputs of the corresponding 1/n frequency-dividing counter, said outputs having their phases shifted in sequence; a 1/n read-out frequency-dividing counter provided in common to all of said baseband stages to successively read out memory outputs of one set of said n buffer memory circuits; and switching means responsive to said error pulses for enabling said 1/n read-out frequency-dividing counter to selectively read out memory outputs of a given set of said n buffer memory circuits.
Claim 2
Dependent Claim
210 words
A baseband signal switching arrangement for diversity reception in PCM communication system of the type having a receiver for each of a plurality of propagation paths, said switching arrangement comprising: a plurality of 1/n write-in frequency-dividing counters (n being a positive integer equal to or larger than 2), said 1/n write-in frequency-dividing counters being provided at respective baseband stages of the receivers for said plurality of propogation paths, each of the receivers including clock signal regenerating circuits for producing clock signals and frame synchronization circuits for producing error pulses and frame signals, said 1/n write-in counters counting said clock signals in response to being reset by a frame signal; n buffer memory circuits for successively writing bit information of a received PCM signal at each of said baseband stages in response to the n frequency-divided outputs of the corresponding 1/n frequency-dividing counter, said outputs having their phases shifted in sequence; a 1/n read-out frequency-dividing counter provided in common to all of said baseband stages to successively read out memory outputs of one set of said n buffer memory circuits; and switching means responsive to said error pulses for enabling said 1/n read-out frequency-dividing counter to selectively read out memory outputs of a given set of said n buffer memory circuits.
Claim 3
Dependent Claim
189 words
A baseband signal switching arrangement as recited in claim 1 switching means comprises: an error pulse comparator circuit responsive to error pulses and frame signals from each of said frame synchronizing circuits for generating gating signals; first gating means connected to said n buffer memory circuits and responsive to said gating signals and the outputs of said 1/n read-out frequency-dividing counter for providing as an output said successively read out memory outputs; second gating means connected to each of said 1/n write-in frequency-dividing counters and responsive to said gating signals for providing as an output corresponding to a preselected phase output of the 1/n write-in frequency-dividing counter corresponding to the set of n buffer memory circuits selected to be read out; a phase comparator connected to receive as inputs the output of said second gating means and the output of the 1/n read-out frequency-dividing counter corresponding to the same preselected phase output as provided at the output of said second gating means; and a voltage-controlled oscillator responsive to an error voltage produced by said phase comparator for generating clock signals which are counted by said 1/n read-out frequency-dividing counter.
References Cited (Backward Citations)
US3628149A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-03-28 | 1980-09-27 | 1981-03-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-03-28 | 1984-09-27 | 1985-03-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-03-28 | 1988-09-27 | 1989-03-29 | $7700.00 | Window Closed / Lapsed |