← Back to Patent Explorer
US4010449A Expired / Lapsed US ⏱️ 0.0 years remaining

Mos computer employing a plurality of separate chips

Assignee: Intel Corp
•
Filing: 1974-12-31
•
Granted: 1977-03-01
•
Expires: 1994-12-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A metal-oxide-semiconductor (MOS) computer wherein the bidirectional data bus lines which communicate with the central processing unit (CPU) are also utilized to convey CPU status information to a status latch, thereby eliminating pin connections otherwise required to convey status information from the CPU. A special jump instruction of all zeroes or ones is used eliminating components associated with the prior art application of such instructions to the CPU.

Inventors

  • 👤 Federico Faggin
  • 👤 Masatoshi Shima
  • 👤 Stanley Mazor

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 23:42
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/76; G06F15/78; G06F15/7839; G06F15/7864

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 117 words
In an MOS computer employing a plurality of separate chips including a separate central processing unit chip (CPU chip) and a plurality of bidirectional data bus lines coupled to said CPU chip and one or more of said plurality of separate chips, the improvement comprising: a CPU status storage means for storing signals representative of the status of said CPU chip; and a plurality of lines coupled to said CPU status storage means and said bidirectional data bus lines for interconnecting said bidirectional data bus lines with said CPU status storage means: whereby said signals representative of the status of said CPU chip are communicated to said CPU status storage means through said bidirectional data bus lines.
Claim 2
Dependent Claim 117 words
In an MOS computer employing a plurality of separate chips including a separate central processing unit chip (CPU chip) and a plurality of bidirectional data bus lines coupled to said CPU chip and one or more of said plurality of separate chips, the improvement comprising: a CPU status storage means for storing signals representative of the status of said CPU chip; and a plurality of lines coupled to said CPU status storage means and said bidirectional data bus lines for interconnecting said bidirectional data bus lines with said CPU status storage means: whereby said signals representative of the status of said CPU chip are communicated to said CPU status storage means through said bidirectional data bus lines.
Claim 3
Dependent Claim 20 words
The improvement defined by claim 1 including a strobe signal line interconnecting said CPU with said CPU status storage means.
Claim 4
Dependent Claim 75 words
An MOS computer comprising: A central processing unit (CPU) disposed on a first chip, said CPU including a decoder for recognizing a jump instruction, said jump instruction comprising bits of only the same logic state; at least one memory disposed on a second chip; a plurality of bidirectional data bus lines interconnecting said CPU with said memory; and circuit means coupled to said bidirectional data bus lines for applying to said lines said jump instruction.
Claim 5
Dependent Claim 75 words
An MOS computer comprising: A central processing unit (CPU) disposed on a first chip, said CPU including a decoder for recognizing a jump instruction, said jump instruction comprising bits of only the same logic state; at least one memory disposed on a second chip; a plurality of bidirectional data bus lines interconnecting said CPU with said memory; and circuit means coupled to said bidirectional data bus lines for applying to said lines said jump instruction.

References Cited (Backward Citations)

US3757306A Cited
US3821715A Cited
US3855577A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1980-02-29 1980-08-30 1981-03-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1984-02-29 1984-08-30 1985-03-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1988-02-29 1988-08-30 1989-03-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag