← Back to Patent Explorer
US3986044A Expired / Lapsed US ⏱️ 0.0 years remaining

Clocked IGFET voltage level sustaining circuit

Assignee: Motorola Solutions Inc
•
Filing: 1975-09-12
•
Granted: 1976-10-12
•
Expires: 1995-09-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A voltage level sustaining circuit for an IGFET driver circuit having an output node includes a first IGFET coupled between a voltage supply conductor and an output node of a driver circuit. The gate of the first IGFET is coupled to a source of a second IGFET having its gate and drain connected to the voltage supply conductor. A boosting capacitor is connected between the gate of the first IGFET and a conductor to which a refresh pulse is applied. The refresh pulse need be applied only often enough and be of sufficient magnitude to turn on the first IGFET sufficiently hard that the output node is held at the voltage of the voltage supply conductor.

Inventors

  • 👤 Paul Dale Madland
  • 👤 M. Clair Webb

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-23 21:06
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/01; H03K19/017; H03K19/01728; H03K19/0175; H03K19/0185; H03K19/018507; H03K19/01855

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 130 words
An IGFET voltage level sustaining circuit comprising; a load IGFET having its drain coupled to supply voltage conductor means and its source connected to a first node and its gate connected to control circuit means; a switch MOSFET having its drain connected to said first node and it source coupled to second voltage supply conductor means and its gate coupled to said control circuit means; a first MOSFET having its drain connected to said voltage supply conductor means and its source connected to said first node and its gate connected to a second node; boosting capacitor means coupled between said second node and a boosting signal conductor; a charging IGFET having its source coupled to said second node and its gate and drain coupled to said voltage supply conductor means.
Claim 2
Dependent Claim 130 words
An IGFET voltage level sustaining circuit comprising; a load IGFET having its drain coupled to supply voltage conductor means and its source connected to a first node and its gate connected to control circuit means; a switch MOSFET having its drain connected to said first node and it source coupled to second voltage supply conductor means and its gate coupled to said control circuit means; a first MOSFET having its drain connected to said voltage supply conductor means and its source connected to said first node and its gate connected to a second node; boosting capacitor means coupled between said second node and a boosting signal conductor; a charging IGFET having its source coupled to said second node and its gate and drain coupled to said voltage supply conductor means.

References Cited (Backward Citations)

US3480796A Cited
US3619670A Cited
US3710271A Cited
US3778784A Cited
US3769528A Cited
US3906464A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1979-10-12 1980-04-12 1980-10-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1983-10-12 1984-04-12 1984-10-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1987-10-12 1988-04-12 1988-10-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag