US3984816A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Expandable function electronic calculator
Assignee: Texas Instruments Inc
•
Filing: 1975-08-25
•
Granted: 1976-10-05
•
Expires: 1995-08-25
Abstract
Abstract An electronic portable calculator implemented in MOS/LSI technology and including a scanned keyboard input and display output. The calculator system utilizes a plurality of output terinals on the primary MOS/LSI chip for selectively addressing in timed coded sequence an array of peripheral MOS/LSI chips providing for expanded register and memory capacity and for output printing. Data registers are provided in a sequentially addressed random access memory array, which is addressed by a commutator also used to generate encoded timing signals for other parts of the system and control logic. The keyboard input includes an interface register into which is entered key sense line information along with encoded timing information derived from the encoded timing signals. The contents of the interface register may be entered into the data registers or used to select an address in a program storage memory via a program counter. Bits may be read out in parallel from cells in the data registers and processed through an arithmetic logic unit and then re-entered in the same cells within a bit time or state time, so the data registers do not recirculate in the usual sense.
Inventors
- 👤 Michael J. Cochran
- 👤 Jerry L. Vandierendonck
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 19:23
CPC Classifications
G; G06; G06F; G06F3/00; G06F3/01; G06F3/02; G06F3/0227
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
315 words
An expandable electronic calculator system implemented on at least one semiconductor chip and having at least one auxiliary semiconductor chip, comprising: a. keyboard input means on the one chip for entering data and functions into the calculator system; b. addressable memory means including a plurality of data registers on the one chip for storing in parallel a plurality of multibit words of coded information; c. addressable storage means on the one chip for storing a plurality of program instructions to control the operation of the calculator system; d. parallel arithmetic logic means of the one chip connected to the data register for performing parallel arithmetic and logic operations on said multibit coded words; e. control means on the one chip for receiving the program instructions and generating control connections according to the program instructions, further connected to the parallel arithmetic logic means and to the data registers for causing selected portions of selected ones of the multibit coded words to be entered into the arithmetic means and for re-entering the output word from the parallel arithmetic logic means into a pedetermined one of the data registers; f. display output means on the one chip for displaying the results of calculations made by the calculator system; g. timing means on the one chip for producing timing signals for sequential addressing of the addressable memory means one bit at a time from least to most significant bit; h. means for generating scanning controls for the keyboard input means and the display output means on the one chip by employing the timing signals; i. auxiliary timing means on the auxiliary chip for producing timing signals thereon; and j. first expanded output means for providing a signal at a selected time to the auxiliary semiconductor chip indicative of whether the system is calculating or displaying, the signal also being used for synchonizing synchronizing timing of the auxiliary semiconductor chip.
Claim 2
Dependent Claim
315 words
An expandable electronic calculator system implemented on at least one semiconductor chip and having at least one auxiliary semiconductor chip, comprising: a. keyboard input means on the one chip for entering data and functions into the calculator system; b. addressable memory means including a plurality of data registers on the one chip for storing in parallel a plurality of multibit words of coded information; c. addressable storage means on the one chip for storing a plurality of program instructions to control the operation of the calculator system; d. parallel arithmetic logic means of the one chip connected to the data register for performing parallel arithmetic and logic operations on said multibit coded words; e. control means on the one chip for receiving the program instructions and generating control connections according to the program instructions, further connected to the parallel arithmetic logic means and to the data registers for causing selected portions of selected ones of the multibit coded words to be entered into the arithmetic means and for re-entering the output word from the parallel arithmetic logic means into a pedetermined one of the data registers; f. display output means on the one chip for displaying the results of calculations made by the calculator system; g. timing means on the one chip for producing timing signals for sequential addressing of the addressable memory means one bit at a time from least to most significant bit; h. means for generating scanning controls for the keyboard input means and the display output means on the one chip by employing the timing signals; i. auxiliary timing means on the auxiliary chip for producing timing signals thereon; and j. first expanded output means for providing a signal at a selected time to the auxiliary semiconductor chip indicative of whether the system is calculating or displaying, the signal also being used for synchonizing synchronizing timing of the auxiliary semiconductor chip.
Claim 3
Dependent Claim
44 words
The electronic calculator system of claim 1 wherein said addressable memory means include at least one flag register and said system further comprises a flag output means for communicating the stored information in said at least one flag register to the auxiliary semiconductor chip.
Claim 4
Dependent Claim
64 words
The electronic calculator according to claim 1 wherein the keyboard input means includes an interface register responsive to the scanning controls and operatively connected to the addressable memory means for communicating with said addressable memory means in timed relationship, and said system includes second expanded output means for externally inputting information into said interface register and for outputting external information from said interface register.
Claim 5
Dependent Claim
35 words
The calculator system according to claim 1 and further including busy input means responsive to receive information from said display output means for indicating that said display output means is unable to receive further input.
Claim 6
Dependent Claim
45 words
The calculator system according to claim 1 and further including expanded input means selectively controlled by said control means for receiving data information external to that contained in the plurality of data registers, said external data information being coupled into said parallel arithmetic logic means.
Claim 7
Dependent Claim
164 words
An electronic calculator system implemented in a plurality of semiconductor integrated circuit units, one unit having timing signal generating means for providing cycle timing and means responsive to the signal generating means for providing subcycle timing, memory means for storing numerical data, arithmetic means selectively coupled to the memory means for operating on the numerical data, and control means for causing selected internal operating conditions, the system comprising: a. keyboard input means operatively connected to the memory means for generating the numerical data; b. display means for selectively displaying the contents of the memory means, the display means being strobed by signals occurring at given cycle times; c. means for generating on the one unit a signal indicative of the current internal operating condition of the one unit, the signal having a timed relationship with the subcycle timing; and d. means for coupling the indicative signal from the one unit to at least one other unit of the plurality of semiconductor integrated circuit units.
Claim 8
Dependent Claim
164 words
An electronic calculator system implemented in a plurality of semiconductor integrated circuit units, one unit having timing signal generating means for providing cycle timing and means responsive to the signal generating means for providing subcycle timing, memory means for storing numerical data, arithmetic means selectively coupled to the memory means for operating on the numerical data, and control means for causing selected internal operating conditions, the system comprising: a. keyboard input means operatively connected to the memory means for generating the numerical data; b. display means for selectively displaying the contents of the memory means, the display means being strobed by signals occurring at given cycle times; c. means for generating on the one unit a signal indicative of the current internal operating condition of the one unit, the signal having a timed relationship with the subcycle timing; and d. means for coupling the indicative signal from the one unit to at least one other unit of the plurality of semiconductor integrated circuit units.
Claim 9
Dependent Claim
63 words
An electronic calculator system according to claim 6 wherein the keyboard input means is strobed in common with the display means and wherein encoded keyboard input signals are generated by the keyboard input means and stored in a keyboard register and means are provided for outputting the encoded keyboard signals from said register for transmitting to other units of the plurality of units.
Claim 10
Dependent Claim
50 words
An electronic calculator system according to claim 7 wherein one unit of the plurality of units includes a permanent store memory containing instruction codes for operating the system, and wherein the encoded keyboard input signals are transmitted to addressing means in such units for selecting instruction codes from the memory.
Claim 11
Dependent Claim
58 words
An electronic calculator system according to claim 8 wherein means are provided in said one unit to generate a second signal indicative of another internal operating condition of the system, and means are provided in the other unit of the plurality of units for activating the addressing means for selecting instruction codes in response to the second signal.
Claim 12
Dependent Claim
57 words
An electronic calculator system according to claim 8 wherein said means for outputting the encoded keyboard signals includes first means for serially communicating to the other unit the contents stored in said keyborad register representing an address and second means for communicating in parallel to the other unit the contents stored in said keyboard register representing data.
Claim 13
Dependent Claim
122 words
An electronic calculator system implemented on at least one semiconductor chip and having at least one auxiliary semiconductor chip having key switch input means for receiving data and instruction words, arithmetic means responsive to the instruction words for operating on the data, and timing means for generating cycle timing, comprising: a. scanning means on the one chip responsive to the cycle timing, and operatively connected to selectively scan the key switch input means; b. means on the one chip for generating a signal in a first state representing that a key switch scanning operation is being executed and in a second state representing that an arithmetic operation is being executed; and c. means for transmitting the signal to the auxiliary semiconductor chip.
Claim 14
Dependent Claim
122 words
An electronic calculator system implemented on at least one semiconductor chip and having at least one auxiliary semiconductor chip having key switch input means for receiving data and instruction words, arithmetic means responsive to the instruction words for operating on the data, and timing means for generating cycle timing, comprising: a. scanning means on the one chip responsive to the cycle timing, and operatively connected to selectively scan the key switch input means; b. means on the one chip for generating a signal in a first state representing that a key switch scanning operation is being executed and in a second state representing that an arithmetic operation is being executed; and c. means for transmitting the signal to the auxiliary semiconductor chip.
Claim 15
Dependent Claim
226 words
An electronic calculator system implemented on at least one semiconductor chip and one auxiliary semiconductor chip comprising: a. instruction memory means on the one semiconductor chip for storing a plurality of instruction words and having addressing means for selecting instruction words; b. arithmetic means on the one semiconductor chip operatively connected to the instruction memory means, responsive to a selected instruction word and having input means and output means for providing an output in bit parallel-digit serial format; c. keyboard means coupled to the addressing means for selecting instruction words to control the arithmetic means, the keyboard means having an array of switches; d. timing means on the one semiconductor chip for generating cycle timing; e. scanning means responsive to the cycle timing and connected to selectively scan the array of switches so as to identify particular key actuation; f. data memory means on the auxiliary semiconductor chip for storing data words and having output means for providing selected output data words in bit parallel-digit serial format; and g. input/output means connected to the input and output means of the arithmetic means, operatively connected to the instruction memory means and responsive to the instruction words for selecting coupling data from the data memory means to the input means of the arithmetic means and for selectively transmitting data from the output means to the auxiliary semiconductor chip.
Claim 16
Dependent Claim
226 words
An electronic calculator system implemented on at least one semiconductor chip and one auxiliary semiconductor chip comprising: a. instruction memory means on the one semiconductor chip for storing a plurality of instruction words and having addressing means for selecting instruction words; b. arithmetic means on the one semiconductor chip operatively connected to the instruction memory means, responsive to a selected instruction word and having input means and output means for providing an output in bit parallel-digit serial format; c. keyboard means coupled to the addressing means for selecting instruction words to control the arithmetic means, the keyboard means having an array of switches; d. timing means on the one semiconductor chip for generating cycle timing; e. scanning means responsive to the cycle timing and connected to selectively scan the array of switches so as to identify particular key actuation; f. data memory means on the auxiliary semiconductor chip for storing data words and having output means for providing selected output data words in bit parallel-digit serial format; and g. input/output means connected to the input and output means of the arithmetic means, operatively connected to the instruction memory means and responsive to the instruction words for selecting coupling data from the data memory means to the input means of the arithmetic means and for selectively transmitting data from the output means to the auxiliary semiconductor chip.
Claim 17
Dependent Claim
52 words
The electronic calculator system according to claim 12 wherein said keyboard means includes storage means for storing encoded keyboard input signal representations identifying particular keyboard means key actuation and said input/output means is coupled to said keyboard storage means through said arithmetic means for outputting to the auxiliary chip said encoded representations.
References Cited (Backward Citations)
US3447037A
Cited
US3553445A
Cited
US3453601A
Cited
US3641329A
Cited
US3597600A
Cited
US3676656A
Cited
US3579201A
Cited
US3651463A
Cited
US3702988A
Cited
US3760171A
Cited
US3781820A
Cited
US3781852A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-10-05 | 1980-04-05 | 1980-10-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-10-05 | 1984-04-05 | 1984-10-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-10-05 | 1988-04-05 | 1988-10-05 | $7700.00 | Window Closed / Lapsed |